



**NII52006-9.0.0**

# <span id="page-0-0"></span>**Introduction**

This chapter discusses how to write programs to handle exceptions in the Nios® II processor architecture. Emphasis is placed on how to process hardware interrupt requests by registering a user-defined interrupt service routine (ISR) with the hardware abstraction layer (HAL). This information applies to software projects created either in the Nios II integrated development environment (IDE), or on the command line.

This chapter contains the following sections:

- ["Introduction" on page 8–1](#page-0-0)
- ["Nios II Exceptions Overview" on page 8–1](#page-0-1)
- ["ISRs" on page 8–3](#page-2-0)
- ["ISR Performance Data" on page 8–7](#page-6-0)
- "Improving ISR Performance" on page  $8-8$
- ["Debugging ISRs" on page 8–12](#page-11-0)
- ["Summary of Guidelines for Writing ISRs" on page 8–12](#page-11-1)
- ["HAL Exception Handler Implementation" on page 8–13](#page-12-0)
- "The Instruction-Related Exception Handler" on page 8-19
- "Exception Handling in an IDE Project" on page 8-21



# <span id="page-0-1"></span>**Nios II Exceptions Overview**

Nios II exception handling is implemented in classic RISC fashion, that is, all exception types are handled by a single exception handler. As such, all exceptions (hardware and software) are handled by code residing at a single location called the "exception address".

The Nios II processor provides the following exception types:

- Hardware interrupts
- Software exceptions, which fall into the following categories:
	- Unimplemented instructions
	- Software traps
	- Miscellaneous exceptions

# **Exception Handling Concepts**

The following list outlines basic exception handling concepts, with the HAL terms used for each one:

- **application context—The status of the Nios II processor and the HAL during** normal program execution, outside of the exception handler.
- **context switch—The process of saving the Nios II processor's registers on an** exception, and restoring them on return from the interrupt service routine.
- **exception—Any condition or signal that interrupts normal program execution.**
- **exception handler—The complete system of software routines that service all** exceptions and pass control to ISRs as necessary.
- **exception overhead—Additional processing required by exception processing.** The exception overhead for a program is the sum of all the time occupied by all context switches.
- **hardware interrupt**—An exception caused by a signal from a hardware device.
- **implementation-dependent instruction—A** Nios II processor instruction that is not supported on all implementations of the Nios II core. For example, the mul and div instructions are implementation-dependent, because they are not supported on the Nios II/e core.
- **interrupt context—The status of the Nios II processor and the HAL when the** exception handler is executing.
- **interrupt request (IRQ)**—A signal from a peripheral requesting a hardware interrupt.
- **interrupt service routine (ISR)—A** software routine that handles an individual hardware interrupt.
- **invalid instruction**—An instruction that is not defined for any implementation of the Nios II processor.
- **miscellaneous exception**—An exception which is either a hardware interrupt, an unimplemented instruction, nor a trap instruction.
- software exception—An exception caused by a software condition. This includes unimplemented instructions and trap instructions.
- **unimplemented instruction—An implementation-dependent instruction that is** not supported on the particular Nios II core implementation that is in your system. For example, in the Nios II/e core, mul and div are unimplemented.

### **How the Hardware Works**

The Nios II processor can respond to software exceptions and hardware interrupts. 32 independent hardware interrupt signals are available. These interrupt signals allow software to prioritize interrupts, although the interrupt signals themselves have no inherent priority.

When the Nios II processor responds to an exception, it performs the following tasks:

1. Saves the status register in estatus. This means that if hardware interrupts are enabled, the EPIE bit of estatus is set.

- 2. Disables hardware interrupts.
- 3. Saves the next execution address in ea (r29).
- 4. Transfers control to the Nios II processor exception address.

All Nios II exception types are precise. This means that after an exception is handled, the Nios II processor can re-execute the instruction that caused the exception

The Nios II processor always re-executes the instruction after an ISR.

Several exception types, such as the advanced exceptions, are optional in the Nios II processor core. The presence of these exception types depends on how the hardware designer configures the Nios II core at the time of hardware generation.

For details about the Nios II processor exception and interrupt controller, including a list of optional exception types, refer to the *[Processor Architecture](http://www.altera.com/literature/hb/nios2/n2cpu_nii51002.pdf)* chapter of the *Nios II Processor Reference Handbook*.

 $\mathbb{I} \mathbb{S}^3$  Nios II exceptions and interrupts are not vectored. Therefore, the same exception address receives control for all types of interrupts and exceptions. The exception handler at that address must determine the type of exception or interrupt.

# <span id="page-2-0"></span>**ISRs**

Software often communicates with peripheral devices using interrupts. When a peripheral asserts its IRQ, it causes an exception to the processor's normal execution flow. When such an IRQ occurs, an appropriate ISR must handle this interrupt and return the processor to its pre-interrupt state on completion.

When you create a board support package (BSP) project (either through the Nios II IDE, or on the command line), the build tools include all needed ISRs. You do not need to write HAL ISRs unless you are interfacing to a custom peripheral. For reference purposes, this section describes the framework provided by HAL BSPs for handling hardware interrupts.

You can also look at existing handlers for Altera SOPC Builder components for examples of how to write HAL ISRs.

f For more details about the Altera-provided HAL handlers, refer to the *[Developing](http://www.altera.com/literature/hb/nios2/n2sw_nii52004.pdf)  [Programs Using the Hardware Abstraction Layer](http://www.altera.com/literature/hb/nios2/n2sw_nii52004.pdf)* chapter of the *Nios II Software Developer's Handbook*.

### **HAL API for ISRs**

The HAL provides an application program interface (API) to help ease the creation and maintenance of ISRs. This API also applies to programs based on certain RTOSs such as MicroC/OS-II, because the full HAL API is available to these RTOS-based programs. The HAL API defines the following functions to manage hardware interrupt processing:

- alt irq register()
- alt irq disable()
- alt\_irq\_enable()
- alt irq disable all()
- alt irq enable all()
- alt irq interruptible()
- alt irq non interruptible()
- alt irq enabled()

f For details about these functions, refer to the *[HAL API Reference](http://www.altera.com/literature/hb/nios2/n2sw_nii52010.pdf)* chapter of the *Nios II Software Developer's Handbook*.

Using the HAL API to implement ISRs requires that you perform the following steps:

- 1. Write your ISR that handles interrupts for a specific device.
- 2. Ensure that your program registers the ISR with the HAL by calling the alt\_irq\_register() function. alt\_irq\_register() enables interrupts for you, by calling alt\_irq\_enable\_all().

## **Writing an ISR**

The ISR you write must match the prototype that alt\_irq\_register() expects to see. The prototype for your ISR function must match the prototype:

void isr (void\* context, alt\_u32 id)

The parameter definitions of context and id are the same as for the alt\_irq\_register() function.

From the point of view of the HAL exception handling system, the most important function of an ISR is to clear the associated peripheral's interrupt condition. The procedure for clearing an interrupt condition is specific to the peripheral.



**for details, refer to the relevant chapter in** *[Volume 5: Embedded Peripherals](http://www.altera.com/literature/hb/nios2/n2cpu_nii5v3.pdf)* of the *Quartus II Handbook*.

When the ISR has finished servicing the interrupt, it must return to the HAL exception handler.

 $\mathbb{I}$  If you write your ISR in assembly language, use ret to return. The HAL exception handler issues an eret after restoring the application context.

### **Restricted Environment**

ISRs run in a restricted environment. A large number of the HAL API calls are not available from ISRs. For example, accesses to the HAL file system are not permitted. As a general rule, when writing your own ISR, never include function calls that can block waiting for an interrupt.

f The *[HAL API Reference](http://www.altera.com/literature/hb/nios2/n2sw_nii52010.pdf)* chapter of the *Nios II Software Developer's Handbook* identifies those API functions that are not available to ISRs.

Be careful when calling ANSI C standard library functions inside of an ISR. Avoid using the C standard library I/O API, because calling these functions can result in deadlock within the system, that is, the system can become permanently blocked in the ISR.

In particular, do not call  $print f()$  from within an ISR unless you are certain that stdout is mapped to a non-interrupt-based device driver. Otherwise, printf() can deadlock the system, waiting for an interrupt that never occurs because interrupts are disabled.

## **Registering an ISR**

Before the software can use an ISR, you must register it by calling alt\_irq\_register(). The prototype for alt\_irq\_register() is:

```
int alt_irq_register (
   alt_u32 id, 
   void* context, 
   void (*isr)(void*, alt_u32));
```
The prototype has the following parameters:

- **id is the hardware interrupt number for the device, as defined in <b>system.h**. Interrupt priority corresponds inversely to the IRQ number. Therefore,  $IRQ<sub>0</sub>$ represents the highest priority interrupt and  $IRQ<sub>31</sub>$  is the lowest.
- context is a pointer used to pass context-specific information to the ISR, and can point to any ISR-specific information. The context value is opaque to the HAL; it is provided entirely for the benefit of the user-defined ISR.
- isr is a pointer to the function that is called in response to IRQ number id. The two input arguments provided to this function are the context pointer and id. Registering a null pointer for isr results in the interrupt being disabled.

The HAL registers the ISR by the storing the function pointer, isr, in a lookup table. The return code from alt\_irq\_register() is zero if the function succeeded, and nonzero if it failed.

If the HAL registers your ISR successfully, the associated Nios II interrupt (as defined by id) is enabled on return from alt\_irq\_register().

 $\mathbb{I}$  Hardware-specific initialization might also be required.

When a specific IRQ occurs, the HAL looks up the IRQ in the lookup table and dispatches the registered ISR.

For details about interrupt initialization specific to your peripheral, refer to the relevant chapter of *[Volume 5: Embedded Peripherals](http://www.altera.com/literature/hb/nios2/n2cpu_nii5v3.pdf)* of the *Quartus II Handbook*. For details about alt\_irq\_register(), refer to the *[HAL API Reference](http://www.altera.com/literature/hb/nios2/n2sw_nii52010.pdf)* chapter of the *Nios II Software Developer's Handbook*.

# **Enabling and Disabling ISRs**

The HAL provides the functions alt irq disable(), alt irq enable(), alt\_irq\_disable\_all(), alt\_irq\_enable\_all(), and alt\_irq\_enabled() to allow a program to disable interrupts for certain sections of code, and reenable them later. alt irq disable() and alt irq enable() allow you to disable and enable individual interrupts. alt\_irq\_disable\_all() disables all interrupts, and returns a context value. To reenable interrupts, you call alt irq enable all() and pass in the context parameter. In this way, interrupts are returned to their state prior to the call to alt irq disable all(). alt irq enabled() returns non-zero if interrupts are enabled, allowing a program to check on the status of interrupts.

 $\mathbb{I}$  Disable interrupts for as short a time as possible. Maximum interrupt latency increases with the amount of time interrupts are disabled. For more information about disabled interrupts, refer to ["Keep Interrupts Enabled" on page 8–9](#page-8-0).

f For details about these functions, refer to the *[HAL API Reference](http://www.altera.com/literature/hb/nios2/n2sw_nii52010.pdf)* chapter of the *Nios II Software Developer's Handbook*.

# **C Example**

[Example 8–1](#page-5-0) illustrates an ISR that services an interrupt from a button parallel I/O (PIO) component. This example is based on a Nios II system with a 4-bit PIO peripheral connected to push buttons. An IRQ is generated any time a button is pushed. The ISR code reads the PIO peripheral's edge-capture register and stores the value to a global variable. The address of the global variable is passed to the ISR in the context pointer.

<span id="page-5-0"></span>**Example 8–1.** An ISR to Service a Button PIO IRQ

```
#include "system.h"
#include "altera avalon pio regs.h"
#include "alt_types.h"
static void handle_button_interrupts(void* context, alt_u32 id)
{
  /* cast the context pointer to an integer pointer. */
 volatile int* edge capture ptr = (volatile int*) context;
  /*
  * Read the edge capture register on the button PIO.
  * Store value.
  */
  *edge capture ptr =IORD_ALTERA_AVALON_PIO_EDGE_CAP(BUTTON_PIO_BASE);
  /* Write to the edge capture register to reset it. */
  IOWR_ALTERA_AVALON_PIO_EDGE_CAP(BUTTON_PIO_BASE, 0);
  /* reset interrupt capability for the Button PIO. */
  IOWR_ALTERA_AVALON_PIO_IRQ_MASK(BUTTON_PIO_BASE, 0xf);
}
```
[Example 8–2](#page-6-1) shows an example of the code for the main program that registers the ISR with the HAL.

```
#include "sys/alt_irq.h"
#include "system.h"
...
/* Declare a global variable to hold the edge capture value. */
volatile int edge_capture;
...
/* Initialize the button pio. */static void init button \overline{p}io()
{
    /* Recast the edge capture pointer to match the
        alt irq register() function prototype. */
    void* edge_capture_ptr = (void*) &edge_capture;
    /* Enable all 4 button interrupts. */
    IOWR_ALTERA_AVALON_PIO_IRQ_MASK(BUTTON_PIO_BASE, 0xf);
    /* Reset the edge capture register. */
    IOWR_ALTERA_AVALON_PIO_EDGE_CAP(BUTTON_PIO_BASE, 0x0);
    /* Register the ISR. */
    alt_irq_register( BUTTON_PIO_IRQ, 
                        edge_capture_ptr,
                        handle_button_interrupts );
}
```
Based on this code, the following execution flow is possible:

- 1. Button is pressed, generating an IRQ.
- 2. The HAL exception handler runs and dispatches the handle button interrupts() ISR.
- 3. handle button interrupts() services the interrupt and returns.
- 4. Normal program operation continues with an updated value of edge\_capture.

**Additional software examples that demonstrate implementing ISRs, such as the** count\_binary example project template, are installed with the Nios II Embedded Design Suite (EDS).

# <span id="page-6-0"></span>**ISR Performance Data**

This section provides performance data related to ISR processing on the Nios II processor. The following three key metrics determine ISR performance:

- Interrupt latency—The time from when an interrupt is first generated to when the processor runs the first instruction at the exception address.
- Interrupt response time—The time from when an interrupt is first generated to when the processor runs the first instruction in the ISR.
- Interrupt recovery time—The time taken from the last instruction in the ISR to return to normal processing.

Because the Nios II processor is highly configurable, there is no single typical number for each metric. This section provides data points for each of the Nios II cores under the following assumptions:

- All code and data is stored in on-chip memory.
- The ISR code does not reside in the instruction cache.
- The software under test is based on the Altera-provided HAL exception handler system.
- The code is compiled using compiler optimization level -03, that is, high optimization.

[Table 8–1](#page-7-2) lists the interrupt latency, response time, and recovery time for each Nios II core.

<span id="page-7-2"></span>



**Note to [Table 8–1](#page-7-2):**

<span id="page-7-1"></span>(1) The numbers indicate time measured in CPU clock cycles.

The results you experience in a specific application can vary significantly based on several factors discussed in the next section.

# <span id="page-7-0"></span>**Improving ISR Performance**

If your software uses interrupts extensively, the performance of ISRs is probably the most critical determinant of your overall software performance. This section discusses both hardware and software strategies to improve ISR performance.

### <span id="page-7-3"></span>**Software Performance Improvements**

In improving your ISR performance, you probably consider software changes first. However, in some cases it might require less effort to implement hardware design changes that increase system efficiency. For a discussion of hardware optimizations, refer to ["Hardware Performance Improvements" on page 8–11](#page-10-0).

The following sections describe changes you can make in the software design to improve ISR performance.

### **Execute Time-Intensive Algorithms in the Application Context**

ISRs provide rapid, low latency response to changes in the state of hardware. They do the minimum necessary work to clear the interrupt condition and then return. If your ISR performs lengthy, noncritical processing, it interferes with more critical tasks in the system.

If your ISR requires lengthy processing, design your software to perform this processing outside of the interrupt context. The ISR can use a message-passing mechanism to notify the application code to perform the lengthy processing tasks. Deferring a task is simple in systems based on an RTOS such as MicroC/OS-II. In this case, you can create a thread to handle the processor-intensive operation, and the ISR can communicate with this thread using any of the RTOS communication mechanisms, such as event flags or message queues.

You can emulate this approach in a single-threaded HAL-based system. The main program polls a global variable managed by the ISR to determine whether it needs to perform the processor-intensive operation.

#### **Implement Time-Intensive Algorithms in Hardware**

Processor-intensive tasks must often transfer large amounts of data to and from peripherals. A general-purpose CPU such as the Nios II processor is not the most efficient way to do this. Use direct memory access (DMA) hardware if it is available.

For information about programming with DMA hardware, refer to "Using DMA Devices" in the *[Developing Programs Using the Hardware Abstraction Layer](http://www.altera.com/literature/hb/nios2/n2sw_nii52004.pdf)* chapter of the *Nios II Software Developer's Handbook*.

#### **Increase Buffer Size**

If you are using DMA to transfer large data buffers, the buffer size can affect performance. Small buffers imply frequent IRQs, which lead to high overhead.

Increase the size of the transaction data buffer(s).

### **Use Double Buffering**

Using DMA to transfer large data buffers might not provide a large performance increase if the Nios II processor must wait for DMA transactions to complete before it can perform the next task.

Double buffering allows the Nios II processor to process one data buffer while the hardware is transferring data to or from another.

#### <span id="page-8-0"></span>**Keep Interrupts Enabled**

When interrupts are disabled, the Nios II processor cannot respond quickly to hardware events. Buffers and queues can fill or overflow. Even in the absence of overflow, maximum interrupt processing time can increase after interrupts are disabled, because the ISRs must process data backlogs.

Disable interrupts as infrequently as possible, and for the briefest time possible.

Instead of disabling all interrupts, call alt\_irq\_disable() and alt irq enable() to enable and disable individual IRQs.

To protect shared data structures, use RTOS structures such as semaphores.

Disable all interrupts only during critical system operations. In the code where interrupts are disabled, perform only the bare minimum of critical operations, and reenable interrupts immediately.

#### <span id="page-8-1"></span>**Use Fast Memory**

ISR performance depends on memory speed.

For best performance, place the ISRs and the stack in the fastest available memory: preferably tightly-coupled memory (if available), or on-chip memory.

If it is not possible to place the main stack in fast memory, you can use a separate exception stack, mapped to a fast memory section. However, the separate exception stack entails some additional context switch overhead, so use it only if you are able to place it in significantly faster memory. You can specify a separate exception stack as a property of the BSP.

**For more information about mapping memory, refer to "Memory Usage" in the** *[Developing Programs Using the Hardware Abstraction Layer](http://www.altera.com/literature/hb/nios2/n2sw_nii52004.pdf)* chapter of the *Nios II Software Developer's Handbook*. For more information about tightly-coupled memory, refer to the *[Cache and Tightly-Coupled Memory](http://www.altera.com/literature/hb/nios2/n2sw_nii52007.pdf)* chapter of the *Nios II Software Developer's Handbook*.

### **Use Nested ISRs**

The HAL disables interrupts when it dispatches an ISR. This means that only one ISR can execute at any time, and ISRs are executed on a first-come first-served basis. This reduces the system overhead associated with interrupt processing, and simplifies ISR development. The ISR does not need to be reentrant, which means that it can freely use and modify global and static data structures, including hardware registers.

However, first-come first-served execution means that the HAL interrupt priorities only have an effect if two IRQs are asserted on the same application-level instruction cycle. A low-priority interrupt occurring before a higher-priority IRQ can prevent the higher-priority ISR from executing. This is a form of priority inversion, and it can have a significant impact on ISR performance in systems that generate frequent interrupts.

A software system can achieve full interrupt prioritization by using nested ISRs. With nested ISRs, higher priority interrupts are allowed to interrupt lower-priority ISRs.

This technique can improve the interrupt latency of higher priority ISRs.

**18** Nested ISRs increase the processing time for lower priority interrupts.

If your ISR is very short, it might not be worth the overhead to reenable higher-priority interrupts. Enabling nested interrupts in a short ISR can actually increase the interrupt latency of higher priority interrupts.

 $\mathbb{I}$  if you use a separate exception stack, you cannot nest interrupts. For more information about separate exception stacks, refer to ["Use Fast Memory" on page 8–9.](#page-8-1)

To implement nested interrupts, use the alt\_irq\_interruptible() and alt\_irq\_non\_interruptible() functions to bracket code in a processor-intensive ISR. The call to alt\_irq\_interruptible() adjusts the interrupt mask so that higher priority IRQs can interrupt the running ISR. When your ISR calls alt\_irq\_non\_interruptible(), the interrupt mask is returned to its previous state.

 $\mathbb{I} \ni$  If your ISR calls alt\_irq\_interruptible(), it must call alt irq non interruptible() before returning. Otherwise, the HAL exception handler might lock up.

### **Use Compiler Optimization**

For the best performance both in exception context and application context, use compiler optimization level -O3. Level -O2 also produces good results. Removing optimization altogether significantly increases interrupt response time.

For further information about compiler optimizations, refer to "Reducing Code Footprint" in the *[Developing Programs Using the Hardware Abstraction Layer](http://www.altera.com/literature/hb/nios2/n2sw_nii52004.pdf)* chapter of the *Nios II Software Developer's Handbook*.

### <span id="page-10-0"></span>**Hardware Performance Improvements**

Several simple hardware changes can provide a substantial improvement in ISR performance. These changes involve editing and regenerating the SOPC Builder module, and recompiling the Quartus® II design.

In some cases, these changes also require changes in the software architecture or implementation. For a discussion of these and other software optimizations, refer to ["Software Performance Improvements" on page 8–8](#page-7-3).

The following sections describe changes you can make in the hardware design to improve ISR performance.

### **Add Fast Memory**

Increase the amount of fast on-chip memory available for data buffers. Ideally, implement tightly-coupled memory that the software can use for buffers.

For further information about tightly-coupled memory, refer to the *Cache and Tightly*-*[Coupled Memory](http://www.altera.com/literature/hb/nios2/n2sw_nii52007.pdf)* chapter of the *Nios II Software Developer's Handbook*, or to the *[Using](http://www.altera.com/literature/tt/tt_nios2_tightly_coupled_memory_tutorial.pdf)  [Nios II Tightly Coupled Memory Tutorial](http://www.altera.com/literature/tt/tt_nios2_tightly_coupled_memory_tutorial.pdf)*.

### **Add a DMA Controller**

A DMA controller performs bulk data transfers, reading data from a source address range and writing the data to a different address range. Add DMA controllers to move large data buffers. This allows the Nios II processor to carry out other tasks while data buffers are being transferred.

f For information about DMA controllers, refer to the *[DMA Controller Core](http://www.altera.com/literature/hb/nios2/n2cpu_nii51006.pdf)* and *[Scatter-Gather DMA Controller Core](http://www.altera.com/literature/hb/nios2/qts_qii55003.pdf)* chapters in *Volume 5: Embedded* Peripherals of the *Quartus II Handbook*.

### **Place the Exception Handler Address in Fast Memory**

For the fastest execution of exception code, place the exception address in a fast memory device. For example, an on-chip RAM with zero waitstates is preferable to a slow SDRAM. For best performance, store exception handling code and data in tightly-coupled memory. The Nios II EDS includes example designs that demonstrate the use of tightly-coupled memory for ISRs.

### **Use a Fast Nios II Core**

For processing in both the interrupt context and the application context, the Nios II/f core is the fastest, and the Nios  $II/e$  core (designed for small size) is the slowest.

### **Select Interrupt Priorities**

When selecting the IRQ for each peripheral, remember that the HAL hardware interrupt handler treats  $IRQ<sub>0</sub>$  as the highest priority. Assign each peripheral's interrupt priority based on its need for fast servicing in the overall system. Avoid assigning multiple peripherals to the same IRQ.

### <span id="page-11-2"></span>**Use the Interrupt Vector Custom Instruction**

The Nios II processor core offers an interrupt vector custom instruction that accelerates interrupt vector dispatch in the HAL. You can choose to include this custom instruction to improve your program's interrupt response time.

When the interrupt vector custom instruction is present in the Nios II processor, the HAL source detects it at compile time and generates code using the custom instruction.

For further information about the interrupt vector custom instruction, refer to "Interrupt Vector Custom Instruction" in the *[Instantiating the Nios II Processor in SOPC](http://www.altera.com/literature/hb/nios2/n2cpu_nii51004.pdf)  [Builder](http://www.altera.com/literature/hb/nios2/n2cpu_nii51004.pdf)* chapter of the *Nios II Processor Reference Handbook*.

# <span id="page-11-0"></span>**Debugging ISRs**

You can debug an ISR with the Nios II IDE by setting breakpoints in the ISR. The debugger completely halts the processor on reaching a breakpoint. In the meantime, however, the other hardware in your system continues to operate. Therefore, it is inevitable that other IRQs are ignored while the processor is halted. You can use the debugger to step through the ISR code, but the status of other interrupt-driven device drivers is generally invalid by the time you return the processor to normal execution. You must reset the processor to return the system to a known state.

The ipending register (ctl4) is masked to all zeros during single-stepping. This masking prevents the processor from servicing IRQs that are asserted while you single-step through code. As a result, if you try to single-step through a part of the exception handler code (for example alt\_irq\_entry() or alt\_irq\_handler()) that reads the ipending register, the code does not detect any pending IRQs. This issue does not affect debugging software exceptions. You can set breakpoints in your ISR code (and single-step through it), because the exception handler has already used ipending to determine which IRQ caused the exception.

# <span id="page-11-1"></span>**Summary of Guidelines for Writing ISRs**

This section summarizes guidelines for writing ISRs for the HAL framework:

- Write your ISR function to match the prototype: void isr (void\* context, alt\_u32 id).
- Register your ISR using the alt\_irq\_register() function provided by the HAL API.
- Do not use the C standard library  $I/O$  functions, such as  $print f()$ , inside of an ISR.

# <span id="page-12-0"></span>**HAL Exception Handler Implementation**

This section describes the HAL exception handler implementation. This is one of many possible implementations of an exception handler for the Nios II processor. Some features of the HAL exception handler are constrained by the Nios II hardware, while others provide generally useful services.

You can take advantage of the HAL exception services without a complete understanding of the HAL implementation. For details about how to install ISRs using the HAL API, refer to ["ISRs" on page 8–3](#page-2-0).

# **Exception Handler Structure**

The exception handling system consists of the following components:

- The top-level exception handler
- The hardware interrupt handler
- The software exception handler
- An ISR for each peripheral that generates interrupts

When the Nios II processor generates an exception, the top-level exception handler receives control. The top-level exception handler passes control to either the hardware interrupt handler or the software exception handler. The hardware interrupt handler passes control to one or more ISRs.

Each time an exception occurs, the exception handler services either a software exception or hardware interrupts, with hardware interrupts having a higher priority. The HAL does not support nested exceptions, but can handle multiple hardware interrupts per context switch. For details, refer to ["Hardware Interrupt Handler" on](#page-14-0)  [page 8–15.](#page-14-0)

# **Top-Level Exception Handler**

The top-level exception handler provided with the HAL is located at the Nios II processor's exception address*.* When an exception occurs and control transfers to the exception handler, it does the following:

- 1. Creates the separate exception stack (if specified)
- 2. Stores register values onto the stack
- 3. Determines the type of exception, and passes control to the correct handler

[Figure 8–1](#page-13-0) shows the algorithm that the HAL top-level exception handler uses to distinguish between hardware interrupts and software exceptions.



<span id="page-13-0"></span>

The top-level exception handler looks at the estatus register to determine the interrupt enable status. If the EPIE bit is set, hardware interrupts were enabled at the time the exception happened. If so, the exception handler looks at the IRQ bits in ipending. If any IRQs are asserted, the exception handler calls the hardware interrupt handler.

If hardware interrupts are not enabled at the time of the exception, it is not necessary to look at ipending.

If no IRQs are active, there is no hardware interrupt, and the exception is a software exception. In this case, the top-level exception handler calls the software exception handler.

All hardware interrupts are higher priority than software exceptions.

For details about the Nios II processor estatus and ipending registers, refer to the *[Programming Model](http://www.altera.com/literature/hb/nios2/n2cpu_nii51003.pdf)* chapter of the *Nios II Processor Reference Handbook*.

After returning from the hardware interrupt or software exception handler, the top-level exception handler performs the following tasks:

- 1. Restores the stack pointer, if a separate exception stack is used
- 2. Restores the registers from the stack

3. Exits by issuing an eret (exception return) instruction

### <span id="page-14-0"></span>**Hardware Interrupt Handler**

The Nios II processor supports 32 hardware interrupts. In the HAL exception handler, hardware interrupt 0 has the highest priority, and 31 the lowest. This prioritization is a feature of the HAL exception handler, and is not inherent in the Nios II exception and interrupt controller.

The hardware interrupt handler calls the user-registered ISRs. It goes through the IRQs in ipending starting at 0, and finds the first (highest priority) active IRQ. Then it calls the corresponding registered ISR. After this ISR executes, the exception handler begins scanning the IRQs again, starting at IRQ $<sub>0</sub>$ . In this way, higher priority</sub> exceptions are always processed before lower-priority exceptions. When all IRQs are clear, the hardware interrupt handler returns to the top level. [Figure 8–2](#page-14-1) shows a flow diagram of the HAL hardware interrupt handler.

When the interrupt vector custom instruction is present in the Nios II processor, the HAL source detects it at compile time and generates code using the custom instruction. For further information, refer to ["Use the Interrupt Vector Custom](#page-11-2)  [Instruction" on page 8–12.](#page-11-2)

<span id="page-14-1"></span>



### **Software Exception Handler**

Software exceptions can include unimplemented instructions, traps, and miscellaneous exceptions.

Software exception handling depends on options selected in the BSP. If you have enabled unimplemented instruction emulation, the exception handler first checks to see if an unimplemented instruction caused the exception. If so, it emulates the instruction. Otherwise, it handles traps and miscellaneous exceptions.

### <span id="page-15-0"></span>**Unimplemented Instructions**

You can include a handler to emulate unimplemented instructions. The Nios II processor architecture defines the following implementation-dependent instructions:

- mul
- muli
- mulxss
- mulxsu
- mulxuu
- div
- divu

For details about unimplemented instructions, refer to "Unimplemented Instructions" in the *[Processor Architecture](http://www.altera.com/literature/hb/nios2/n2cpu_nii51002.pdf)* chapter of the *Nios II Processor Reference Handbook*.

 $\mathbb{I}$  Unimplemented instructions are different from invalid instructions, which are described in ["Invalid Instructions" on page 8–18.](#page-17-0)

#### **When to Use the Unimplemented Instruction Handler**

You do not normally need the unimplemented instruction handler, because the HAL includes software emulation for unimplemented instructions from its run-time libraries if you are compiling for a Nios II processor that does not support the instructions.

You might need the unimplemented instruction handler under the following circumstances:

- You are running a Nios II program on an implementation of the Nios II processor other than the one you compiled for. The best solution is to build your program for the correct Nios II processor implementation. Only if this is not possible should you resort to the unimplemented instruction handler.
- You have assembly language code that uses an implementation-dependent instruction.

[Figure 8–3](#page-16-0) shows a flowchart of the HAL software exception handler, including the optional instruction emulation logic. If instruction emulation is not enabled, this logic is omitted.

If unimplemented instruction emulation is disabled, but the processor encounters an unimplemented instruction, the exception handler treats the resulting exception as a miscellaneous exception. Miscellaneous exceptions are described in ["Miscellaneous](#page-17-1)  [Exceptions" on page 8–18](#page-17-1).

#### **Using the Unimplemented Instruction Handler**

To include the unimplemented instruction handler, turn on the hal.enable mul div emulation BSP property. The emulation routines occupy less than ¾ KBytes of memory.

 $\mathbb{I}$  An exception handler must never execute an unimplemented instruction. The HAL exception handling system does not support nested software exceptions.



<span id="page-16-0"></span>**Figure 8–3.** HAL Software Exception Handler

#### **Instruction-Related Exceptions**

If the cause of the software exception is not an unimplemented instruction, the HAL software exception handler checks for a registered instruction-related exception handler. If no instruction-related exception handler is registered, the exception is handled as described in ["Software Trap Handling"](#page-17-2). If a handler is registered, the HAL software exception handler calls it, then restores context and returns. Refer to ["The](#page-18-0)  [Instruction-Related Exception Handler"](#page-18-0) for a description of the instruction-related exception handler and how to register it.

### <span id="page-17-2"></span>**Software Trap Handling**

If no instruction-related exception handler is registered, the HAL software exception handler checks for a trap instruction. If the exception is caused by a trap instruction, the exception handler executes a break instruction. The break instruction transfers control to a hardware debug core, if one is available. If the exception is not caused by a trap instruction, it is treated as a miscellaneous exception.

### <span id="page-17-1"></span>**Miscellaneous Exceptions**

If a debug core is present in the Nios II processor, traps and miscellaneous exceptions are handled identically, by executing a break instruction. [Figure 8–3](#page-16-0) shows a flowchart of the HAL software exception handler, including the optional trap logic. If a debug core is present in the Nios II processor, the trap logic is omitted.

If the exception is not caused by an unimplemented instruction or a trap, it is a miscellaneous exception. In a debugging environment, the processor executes a break, allowing the debugger to take control. In a non-debugging environment, the processor enters an infinite loop.

f For details about the Nios II processor break instruction, refer to the *[Programming](http://www.altera.com/literature/hb/nios2/n2cpu_nii51003.pdf)  [Model](http://www.altera.com/literature/hb/nios2/n2cpu_nii51003.pdf)* and *[Instruction Set Reference](http://www.altera.com/literature/hb/nios2/n2cpu_nii51017.pdf)* chapters of the *Nios II Processor Reference Handbook*.

Miscellaneous exceptions can occur for these reasons:

- Advanced exceptions, the memory protection unit (MPU), or the memory management unit (MMU) are implemented in the Nios II processor core. To handle advanced and MPU exceptions, refer to ["The Instruction-Related](#page-18-0)  [Exception Handler"](#page-18-0). To handle MMU exceptions, you need to implement a full-featured operating system, as mentioned in the *[Programming Model](http://www.altera.com/literature/hb/nios2/n2cpu_nii51003.pdf)* chapter of the *Nios II Processor Reference Handbook*.
- You need to include the unimplemented instruction handler, discussed in ["Unimplemented Instructions" on page 8–16.](#page-15-0)
- A peripheral is generating spurious interrupts. This is a symptom of a serious hardware problem. A peripheral might generate spurious hardware interrupts if it deasserts its interrupt output before an ISR has explicitly serviced it.

### <span id="page-17-0"></span>**Invalid Instructions**

An invalid instruction word contains invalid codes in the OP or OPX field. For normal Nios II core implementations, the result of executing an invalid instruction is undefined; processor behavior is dependent on the Nios II core.

Therefore, the exception handler cannot detect or respond to an invalid instruction.

- I Invalid instructions are different from unimplemented instructions, which are described in ["Unimplemented Instructions" on page 8–16](#page-15-0).
- **f Core For more information, refer to the** *[Nios II Core Implementation Details](http://www.altera.com/literature/hb/nios2/n2cpu_nii51015.pdf)* **chapter of the** *Nios II Processor Reference Handbook*.

# <span id="page-18-0"></span>**The Instruction-Related Exception Handler**

The software-related exception handler lets you handle software-related exceptions, such as the advanced exceptions. The software-related exception handler is a custom handler. Your software registers the software-related exception handler with the HAL at startup time.

 $\mathbb{I}$   $\mathbb{S}$  The hal.enable\_instruction\_related\_exceptions\_api setting must be enabled in the BSP in order for you to register an instruction-related exception handler.

For further information about the Nios II software-related exceptions, refer to the *[Programming Model](http://www.altera.com/literature/hb/nios2/n2cpu_nii51003.pdf)* chapter of the *Nios II Processor Reference Handbook*. For details about enabling instruction-related exception handlers, refer to "Settings" in the *[Nios II](http://www.altera.com/literature/hb/nios2/n2sw_nii52016.pdf)  [Software Build Tools Reference](http://www.altera.com/literature/hb/nios2/n2sw_nii52016.pdf)* chapter of the *Nios II Software Developer's Handbook*.

When you register an exception handler, it takes the place of the break/optional trap logic.

When you remove the instruction-related exception handler, the HAL restores the default break/optional trap logic.

# **Writing an Instruction-Related Exception Handler**

The prototype for an instruction-related exception handler is as follows:

```
alt exception result handler (
 alt_exception_cause cause,
 alt u32 addr,
 alt u32 bad addr );
```
The exception handler's return value is a flag requesting that the HAL either re-execute the instruction, or skip it.

The HAL exception handler calls the instruction-related exception handler with the following arguments:

- cause—A value representing the exception type, as shown in [Table 8–2](#page-19-0)
- addr—Instruction address at which exception occurred
- bad addr—Bad address register (if implemented)

Include the following header file in your instruction-related exception handler code:

#include "sys/alt exceptions.h"

**alt\_exceptions.h** provides type macro definitions required to interface your exception handler to the HAL, including the cause codes shown in [Table 8–2.](#page-19-0)

The API function alt\_exception\_cause\_generated\_bad\_addr() is provided by the HAL, for the use of the instruction-related exception handler. This function parses the cause argument and determines if bad\_addr contains the exception-causing address.

For further information about Nios II processor exception causes, refer to "Exception" Processing" in the *[Programming Model](http://www.altera.com/literature/hb/nios2/n2cpu_nii51003.pdf)* chapter of the *Nios II Processor Reference Handbook*.

<span id="page-19-0"></span>

#### **Notes to [Table 8–2](#page-19-0):**

<span id="page-19-1"></span>(1) Cause symbols are defined in **sys/alt\_exceptions.h**.

<span id="page-19-2"></span>(2) This value is passed to the exception handler if the cause argument if the cause is not known; for example, if the cause register not implemented in the Nios II processor core.

TLB Permission Violation (write) 15 | NIOS2 EXCEPTION TLB WRITE PERM VIOLATION MPU Region Violation (instruction) | 16 | NIOS2 EXCEPTION MPU INST\_REGION\_VIOLATION MPU Region Violation (data) | 17 | NIOS2 EXCEPTION MPU DATA REGION VIOLATION

Cause unknown [\(2\)](#page-19-2)  $\begin{vmatrix} 1 & 1 \\ 1 & \text{NIOS2 EXCEPTION CAUSE NOT PRESENT}\end{vmatrix}$ 

If there is an instruction-related exception handler, it is called at the end of the exception filter (if the HAL exception handler has not recognized a hardware interrupt, unimplemented instruction or trap). It takes the place of the break or infinite loop. Therefore, to support debugging, execute a break on a trap instruction.

If is possible for an instruction-related exception to occur during execution of an ISR.

### **Registering an Instruction-Related Exception Handler**

The HAL API function alt instruction exception register() registers a single exception handler.

The function prototype is as follows:

```
alt instruction exception register (
    alt exception result \overline{(*)} (*handler)
         ( alt_exception_cause, alt_u32, alt_u32 ));
```
The handler argument is a pointer to the instruction-related exception handler.

To use alt\_instruction\_exception\_register(), include the following header file:

#include "sys/alt exceptions.h"

- $\mathbb{I}$  The hal.enable\_instruction\_related\_exceptions\_api setting must be enabled in the BSP in order for you to register an instruction-related exception handler.
- 

**f For details, refer to "Settings" in the** *[Nios II Software Build Tools Reference](http://www.altera.com/literature/hb/nios2/n2sw_nii52016.pdf)* **chapter of the** *Nios II Software Developer's Handbook*.

 $\mathbb{I}$  Register the instruction-related exception handler as early as possible in function main(). This allows you to handle abnormal condition during startup. You can register an exception handler from the alt main() function.

For more information about alt main(), refer to "Boot Sequence and Entry Point" in the *[Developing Programs Using the Hardware Abstraction Layer](http://www.altera.com/literature/hb/nios2/n2sw_nii52004.pdf)* chapter of the *Nios II Software Developer's Handbook*.

## **Removing an Instruction-Related Exception Handler**

To remove a registered instruction-related exception handler, your C code must call the alt instruction exception register() function, as follows:

alt\_instruction\_exception\_register ( null, null );

When the HAL removes the instruction-related exception handler, it restores the default break/optional trap logic.

# <span id="page-20-0"></span>**Exception Handling in an IDE Project**

Exception handling in Nios II IDE projects is largely the same as in software build tools projects. This section discusses the differences.

### **Software Trap Handling**

If your software is compiled for release, the exception handler makes a distinction between traps and other exceptions. If your software is compiled for debug, traps and other exceptions are handled identically, by executing a break instruction. [Figure 8–3](#page-16-0)  [on page 8–17](#page-16-0) shows a flowchart of the HAL software exception handler, including the optional trap logic. If your software is compiled for debug, the trap logic is omitted.

 $\mathbb{I}$  The instruction-related exception handler is unavailable in IDE projects. Disregard the portion of [Figure 8–3](#page-16-0) relating to the instruction-related exception handler.

### **Advanced Exceptions**

Advanced exception support, including the instruction-related exception handler, is not available in the Nios II IDE development flow.

# **Using the Unimplemented Instruction Handler**

To include the unimplemented instruction handler in an IDE project, turn on **Emulate multiply and divide instructions** on the **System properties** page of the Nios II IDE.

 $\mathbb{I}$  You do not normally need the unimplemented instruction handler, because the HAL includes software emulation for unimplemented instructions from its run-time libraries if you are compiling for a Nios II processor that does not support the instructions.

For further information about the unimplemented instruction handler, refer to ["Unimplemented Instructions" on page 8–16.](#page-15-0)

# **Referenced Documents**

This chapter references the following documents:

- *[Developing Programs Using the Hardware Abstraction Layer](http://www.altera.com/literature/hb/nios2/n2sw_nii52004.pdf)* chapter of the *Nios II Software Developer's Handbook*
- *[Cache and Tightly-Coupled Memory](http://www.altera.com/literature/hb/nios2/n2sw_nii52007.pdf)* chapter of the *Nios II Software Developer's Handbook*
- *[HAL API Reference](http://www.altera.com/literature/hb/nios2/n2sw_nii52010.pdf)* chapter of the *Nios II Software Developer's Handbook*
- *[Nios II Software Build Tools Reference](http://www.altera.com/literature/hb/nios2/n2sw_nii52016.pdf)* chapter of the *Nios II Software Developer's Handbook*
- *[Processor Architecture](http://www.altera.com/literature/hb/nios2/n2cpu_nii51002.pdf)* chapter of the *Nios II Processor Reference Handbook*
- *[Programming Model](http://www.altera.com/literature/hb/nios2/n2cpu_nii51003.pdf)* chapter of the *Nios II Processor Reference Handbook*
- *[Instantiating the Nios II Processor in SOPC Builder](http://www.altera.com/literature/hb/nios2/n2cpu_nii51004.pdf) chapter of the Nios II Processor Reference Handbook*
- *[Nios II Core Implementation Details](http://www.altera.com/literature/hb/nios2/n2cpu_nii51015.pdf)* chapter of the *Nios II Processor Reference Handbook*
- *[Instruction Set Reference](http://www.altera.com/literature/hb/nios2/n2cpu_nii51017.pdf)* chapter of the *Nios II Processor Reference Handbook*
- *[Volume 5: Embedded Peripherals](http://www.altera.com/literature/quartus2/lit-qts-peripherals.jsp)* of the *Quartus II Handbook*
- *[Using Nios II Tightly Coupled Memory Tutorial](http://www.altera.com/literature/tt/tt_nios2_tightly_coupled_memory_tutorial.pdf)*

# **Document Revision History**

[Table 8–3](#page-22-0) shows the revision history for this document.

### <span id="page-22-0"></span>**Table 8–3.** Document Revision History

