Avalon to External Bus Bridge

1 Core Overview

The Avalon to External Bus Bridge provides a simple interface for a peripheral device to connect to the Avalon® Switch Fabric as a slave device. The bridge creates a bus-like interface to which one or more “slave” peripherals can be connected.

2 Functional Description

Figure 1 shows a block diagram of the Avalon to External Bus Bridge and its connections to the Avalon Switch Fabric and an external peripheral.

The bus signals provided are:

- **Address** — \( k \) bits (up to 32). The address of the data to be transferred. The address is aligned to the data size. For 32-bit data, the address bits \( \text{Address}_{1-0} \) are equal to 0. The byte-enable signals can be used to transfer less than 4 bytes.

- **BusEnable** — 1 bit. Indicates that all other signals are valid, and a data transfer should occur.

- **RW** — 1 bit. Indicates whether the data transfer is a Read (1) or a Write (0) operation.
• ByteEnable — 16, 8, 4, 2 or 1 bits. Each bit indicates whether or not the corresponding byte should be read or written. These signals are active high.

• WriteData — 128, 64, 32, 16 or 8 bits. The data to be written to the peripheral device during a Write transfer.

• Acknowledge — 1 bit. Used by the peripheral device to indicate that it has completed the data transfer.

• ReadData — 128, 64, 32, 16 or 8 bits. The data that is read from the peripheral device during a Read transfer.

• IRQ — 1 bit. Used by the peripheral device to interrupt the Nios II processor.

The bus is synchronous – all bus signals to the peripheral device must be read on the rising edge of the clock. To initiate a transfer, the Address, RW, ByteEnable and possibly WriteData signals are set to the appropriate values. Then, the BusEnable signal is set to 1.

If the RW signal is 1, then the transfer is a Read operation and the peripheral device must set the ReadData signals to the appropriate values and set the Acknowledge signal to 1. The Acknowledge signal must remain at 1 for only one clock cycle. The ReadData signals must be constant while the Acknowledge signal is being asserted. Note that the reason why the Acknowledge signal must be high for exactly one clock cycle is that if this signal spans two or more cycles it may be interpreted by the Avalon Switch Fabric as corresponding to another transaction.

If the RW signal is 0, then the transfer is a Write operation and the peripheral device should write the value on the WriteData lines to the appropriate location. Once the peripheral device has completed the Write transfer, it must assert the Acknowledge signal for one clock cycle.

Figure 2 shows an example of the bridge that connects a Nios® II system implemented on Altera’s DE2 Board to a slave peripheral.

The Avalon to External Bus Bridge contains a time-out mechanism. If the peripheral takes too long to respond, the bridge will time out the communication so that the Avalon Switch Fabric will not get stalled. The timing of the Avalon to External Bus Bridge is similar to the Avalon Switch Fabric, and the user can refer to Avalon Switch Fabric Chapter in the Quartus II Manual or the Avalon Interface Specification for more information. As signals are registered inside the Avalon to External Bus Bridge, one clock cycle delay for write operations and a two clock cycle delay for read operations will be introduced.
3 Instantiating the Core in SOPC Builder

Designers use the Avalon to External Bus Bridge's configuration wizard in the SOPC Builder to specify the desired features. Two parameters need to be specified:

**Data Width** — The number of data bits involved in a transfer. The Bridge supports data widths of 8, 16, 32, 64 and 128 bits.

**Address Range** — The addressable space supported by the Bridge. It is possible to specify the address range of 1, 2, 4, 8, 16, 32, 64, 128, 256, 512 and 1024, in either bytes, Kbytes or Mbytes.