



DE1-SoC Computer System with Nios II

For Quartus II 15.0

1 Introduction

This document describes a computer system that can be implemented on the Altera DE1-SoC development and education board. This system, called the *DE1-SoC Computer*, is intended for use in experiments on computer organization and embedded systems. To support such experiments, the system contains embedded processors, memory, audio and video devices, and some simple I/O peripherals. The FPGA programming file that implements this system, as well as its design source files, can be obtained from the University Program section of Altera's web site.

2 DE1-SoC Computer Contents

A block diagram of the DE1-SoC Computer system is shown in Figure 1. As indicated in the figure, the components in this system are implemented utilizing both the FPGA and the *Hard Processor System (HPS)* inside Altera's Cyclone® V SoC chip. The FPGA implements two Nios II processors and several peripheral ports: memory, timer modules, audio-in/out, video-in/out, PS/2, analog-to-digital, infrared receive/transmit, and parallel ports connected to switches and lights. The HPS comprises an ARM Cortex A9 dual-core processor and a set of peripheral devices. Instructions for using the HPS and ARM processor are provided in a separate document, called *DE1-SoC Computer System with ARM Cortex-A9*.

2.1 FPGA Components

As shown in Figure 1 many of the components in the DE1-SoC Computer are implemented inside the FPGA in the Cyclone V SoC chip. Several of these components are described in this section, and the others are presented in Section 4.

2.2 Nios II Processor

The Altera Nios® II processor is a 32-bit CPU that can be implemented in an Altera FPGA device. Three versions of the Nios II processor are available, designated economy (*/e*), standard (*/s*), and fast (*/f*). The DE1-SoC Computer includes two Nios II processors, both of which are the fast version.

An overview of the Nios II processor can be found in the document *Introduction to the Altera Nios II Processor*, which is provided in the University Program's web site. An easy way to begin working with the DE1-SoC Computer and the Nios II processor is to make use of a utility called the *Altera Monitor Program*. It provides an easy way to assemble/compile Nios II programs written in either assembly language or the C language. The Monitor Program, which can be downloaded from Altera's web site, is an application program that runs on the host computer connected to the DE1-SoC board. The Monitor Program can be used to control the execution of code on Nios II, list (and




Figure 1. Block diagram of the DE1-SoC Computer.

edit) the contents of processor registers, display/edit the contents of memory on the DE1-SoC board, and similar operations. The Monitor Program includes the DE1-SoC Computer as a predesigned system that can be downloaded onto the DE1-SoC board, as well as several sample programs in assembly language and C that show how to use the DE1-SoC Computer’s peripherals. Some images that show how the DE1-SoC Computer is integrated with the Monitor Program are described in Section 8. An overview of the Monitor Program is available in the document *Altera Monitor Program Tutorial*, which is provided in the University Program web site.

All of the I/O peripherals in the DE1-SoC Computer are accessible by the processor as memory mapped devices, using the address ranges that are given in the following subsections.

2.3 Memory Components

The DE1-SoC Computer has DDR3 and SDRAM ports, as well as two memory modules implemented using the on-chip memory inside the FPGA. These memories are described below.

2.3.1 SDRAM

An SDRAM Controller in the FPGA provides an interface to the 64 MB synchronous dynamic RAM (SDRAM) on the DE1-SoC board, which is organized as 32M x 16 bits. It is accessible by the Nios II processor using word (32-bit), halfword (16-bit), or byte operations, and is mapped to the address space 0x00000000 to 0x03FFFFFF.

2.3.2 DDR3 Memory

The DE1-SoC Computer includes a 1 GB DDR3 memory that is connected to the HPS part of the Cyclone V SoC chip. The memory is organized as 256M x 32-bits, and is accessible using word accesses (32 bits), halfwords, and bytes. The Nios II processor can access the DDR3 memory through the FPGA bridge, using the addresses space 0x40000000 to 0x7FFFFFFF.

2.3.3 On-Chip Memory

The DE1-SoC Computer includes a 256-Kbyte memory that is implemented inside the FPGA. This memory is organized as 64K x 32 bits, and spans addresses in the range 0x08000000 to 0x0803FFFF. The memory is used as a pixel buffer for the video-out and video-in ports.

2.3.4 On-Chip Memory Character Buffer

The DE1-SoC Computer includes an 8-Kbyte memory implemented inside the FPGA that is used as a character buffer for the video-out port, which is described in Section 4.2. The character buffer memory is organized as 8K x 8 bits, and spans the address range 0x09000000 to 0x09001FFF.

2.4 Parallel Ports

There are several parallel ports implemented in the FPGA that support input, output, and bidirectional transfers of data between the Nios II processor and I/O peripherals. As illustrated in Figure 2, each parallel port is assigned a *Base* address and contains up to four 32-bit registers. Ports that have output capability include a writable *Data* register, and ports with input capability have a readable *Data* register. Bidirectional parallel ports also include a *Direction* register that has the same bit-width as the *Data* register. Each bit in the *Data* register can be configured as an input by setting the corresponding bit in the *Direction* register to 0, or as an output by setting this bit position to 1. The *Direction* register is assigned the address *Base* + 4.




Figure 2. Parallel port registers in the DE1-SoC Computer.

Some of the parallel ports in the DE1-SoC Computer have registers at addresses $Base + 8$ and $Base + C$, as indicated in Figure 2. These registers are discussed in Section 3.

2.4.1 Red LED Parallel Port

The red lights $LEDR_{9-0}$ on the DE1-SoC board are driven by an output parallel port, as illustrated in Figure 3. The port contains a 10-bit write-only *Data* register, which has the address $0xFF200000$. This register can be written using word accesses, and the upper bits not used in the registers are ignored.




Figure 3. Output parallel port for $LEDR$.

2.4.2 7-Segment Displays Parallel Port

There are two parallel ports connected to the 7-segment displays on the DE1-SoC board, each of which comprises a 32-bit write-only *Data* register. As indicated in Figure 4, the register at address $0xFF200020$ drives digits $HEX3$ to $HEX0$, and the register at address $0xFF200030$ drives digits $HEX5$ and $HEX4$. Data can be written into these two registers by using word operations. This data directly controls the segments of each display, according to the bit locations given in Figure 4. The locations of segments 6 to 0 in each seven-segment display on the DE1-SoC board is illustrated on the right side of the figure.




Figure 4. Bit locations for the 7-segment displays parallel ports.

2.4.3 Slider Switch Parallel Port

The SW_{9-0} slider switches on the DE1-SoC board are connected to an input parallel port. As illustrated in Figure 5, this port comprises a 10-bit read-only *Data* register, which is mapped to address 0xFF200040.




Figure 5. *Data* register in the slider switch parallel port.

2.4.4 Pushbutton Key Parallel Port

The parallel port connected to the KEY_{3-0} pushbutton switches on the DE1-SoC board comprises three 4-bit registers, as shown in Figure 6. These registers have the base address 0xFF200050 and can be accessed using word operations. The read-only *Data* register provides the values of the switches KEY_{3-0} . The other two registers shown in Figure 6, at addresses 0xFF200058 and 0xFF20005C, are discussed in Section 3.




Figure 6. Registers used in the pushbutton parallel port.

2.4.5 Expansion Parallel Port

The DE1-SoC Computer includes two bidirectional parallel ports that are connected to the *JP1* and *JP2* 40-pin headers on the DE1-SoC board. These parallel ports include the four 32-bit registers that were described previously for Figure 2. The base address of the port for *JP1* is 0xFF200060, and for *JP2* is 0xFF200070. Figure 7 gives a diagram of the 40-pin connectors on the DE1-SoC board, and shows how the respective parallel port *Data* register bits, D_{31-0} , are assigned to the pins on the connector. The figure shows that bit D_0 of the parallel port is assigned to the pin at the top right corner of the connector, bit D_1 is assigned below this, and so on. Note that some of the pins on the 40-pin header are not usable as input/output connections, and are therefore not used by the parallel ports. Also, only 32 of the 36 data pins that appear on each connector can be used.




Figure 7. Assignment of parallel port bits to pins on *JP1* and *JP2*.

2.4.6 Using the Parallel Ports with Assembly Language Code and C Code

The DE1-SoC Computer provides a convenient platform for experimenting with Nios II assembly language code, or C code. A simple example of such code is provided in Figures 8 and 9. Both programs perform the same operations, and illustrate the use of parallel ports by using either assembly language or C code.

The code in the figures displays the values of the SW switches on the red lights *LEDR*. It also displays a rotating pattern on 7-segment displays *HEX3*, ..., *HEX0*. This pattern is rotated to the left by using a Nios II *rotate* instruction, and a delay loop is used to make the shifting slow enough to observe. The pattern on the HEX displays can be changed to the values of the SW switches by pressing any of pushbuttons *KEY*₃₋₀. When a pushbutton key is pressed, the program waits in a loop until the key is released.

The source code files shown in Figures 8 and 9 are distributed as part of the Altera Monitor Program. The files can be found under the heading *sample programs*, and are identified by the name *Getting Started*.

```

/*****
* This program demonstrates the use of parallel ports in the DE1-SoC Computer:
*   1. displays the SW switch values on the red LEDR
*   2. displays a rotating pattern on the HEX displays
*   3. if KEY[3..0] is pressed, uses the SW switches as the pattern
*****/

        .text                /* executable code follows */
        .global      _start

_start:
        /* initialize base addresses of parallel ports */
        movia    r15, 0xFF200040    /* SW slider switch base address */
        movia    r16, 0xFF200000    /* red LED base address */
        movia    r17, 0xFF200050    /* pushbutton KEY base address */
        movia    r20, 0xFF200020    /* HEX3_HEX0 base address */
        movia    r19, HEX_bits
        ldwio    r6, 0(r19)         /* load pattern for HEX displays */

DO_DISPLAY:
        ldwio    r4, 0(r15)         /* load input from slider switches */
        stwio    r4, 0(r16)         /* write to red LEDs */
        ldwio    r5, 0(r17)         /* load input from pushbuttons */
        beq     r5, r0, NO_BUTTON
        mov     r6, r4              /* copy SW switch values onto HEX displays */

WAIT:
        ldwio    r5, 0(r17)         /* load input from pushbuttons */
        bne     r5, r0, WAIT        /* wait for button release */

NO_BUTTON:
        stwio    r6, 0(r20)         /* store to HEX3 ... HEX0 */
        roli    r6, r6, 1           /* rotate the displayed pattern */
        movia    r7, 500000         /* delay counter */

DELAY:
        subi    r7, r7, 1
        bne     r7, r0, DELAY
        br     DO_DISPLAY

        .data                /* data follows */
HEX_bits:
        .word    0x0000000F
        .end

```

Figure 8. An example of assembly language code that uses parallel ports.

```

/*****
* This program demonstrates the use of parallel ports in the DE1-SoC Computer
* It performs the following:
*   1. displays the SW switch values on the red lights LEDR
*   2. displays a rotating pattern on the HEX displays
*   3. if KEY[3..0] is pressed, uses the SW switches as the pattern
*****/
int main(void)
{
    /* Declare volatile pointers to I/O registers (volatile means that the locations will not be cached,
    * even in registers) */
    volatile int * LED_ptr          = (int *) 0xFF200000;    // red LED address
    volatile int * HEX3_HEX0_ptr   = (int *) 0xFF200020;    // HEX3_HEX0 address
    volatile int * SW_switch_ptr   = (int *) 0xFF200040;    // SW slider switch address
    volatile int * KEY_ptr         = (int *) 0xFF200050;    // pushbutton KEY address

    int HEX_bits = 0x0000000F;                // initial pattern for HEX displays
    int SW_value;
    volatile int delay_count;                // volatile so C compiler does not remove loop

    while (1)
    {
        SW_value = *(SW_switch_ptr);        // read the SW slider switch values
        *(LED_ptr) = SW_value;              // light up the red LEDs

        if (*KEY_ptr != 0)                  // check if any KEY was pressed
        {
            HEX_bits = SW_value;            // set pattern using SW values
            while (*KEY_ptr != 0);         // wait for pushbutton KEY release
        }
        *(HEX3_HEX0_ptr) = HEX_bits;        // display pattern on HEX3 ... HEX0

        /* rotate the pattern shown on the HEX displays */
        if (HEX_bits & 0x80000000)
            HEX_bits = (HEX_bits << 1) | 1;
        else
            HEX_bits = HEX_bits << 1;

        for (delay_count = 100000; delay_count != 0; --delay_count);    // delay loop
    }
}

```

Figure 9. An example of C code that uses parallel ports.

2.5 JTAG Port

The JTAG port implements a communication link between the DE1-SoC board and its host computer. This link can be used by the Altera Quartus II software to transfer FPGA programming files into the DE1-SoC board, and by the Altera Monitor Program, discussed in Section 8. The JTAG port also includes a UART, which can be used to transfer character data between the host computer and programs that are executing on the Nios II processor. If the Altera Monitor Program is used on the host computer, then this character data is sent and received through its *Terminal Window*. The programming interface of the JTAG UART consists of two 32-bit registers, as shown in Figure 10. The register mapped to address 0xFF201000 is called the *Data* register and the register mapped to address 0xFF201004 is called the *Control* register.

Address	31	...	16	15	14	...	11	10	9	8	7	...	1	0	
0xFF201000	RAVAIL			RVALID	Unused				DATA				Data register		
0xFF201004	WSPACE			Unused				AC	WI	RI			WE	RE	Control register

Figure 10. JTAG UART registers.

When character data from the host computer is received by the JTAG UART it is stored in a 64-character FIFO. The number of characters currently stored in this FIFO is indicated in the field *RAVAIL*, which are bits 31–16 of the *Data* register. If the receive FIFO overflows, then additional data is lost. When data is present in the receive FIFO, then the value of *RAVAIL* will be greater than 0 and the value of bit 15, *RVALID*, will be 1. Reading the character at the head of the FIFO, which is provided in bits 7–0, decrements the value of *RAVAIL* by one and returns this decremented value as part of the read operation. If no data is present in the receive FIFO, then *RVALID* will be set to 0 and the data in bits 7–0 is undefined.

The JTAG UART also includes a 64-character FIFO that stores data waiting to be transmitted to the host computer. Character data is loaded into this FIFO by performing a write to bits 7–0 of the *Data* register in Figure 10. Note that writing into this register has no effect on received data. The amount of space, *WSPACE*, currently available in the transmit FIFO is provided in bits 31–16 of the *Control* register. If the transmit FIFO is full, then any characters written to the *Data* register will be lost.

Bit 10 in the *Control* register, called *AC*, has the value 1 if the JTAG UART has been accessed by the host computer. This bit can be used to check if a working connection to the host computer has been established. The *AC* bit can be cleared to 0 by writing a 1 into it.

The *Control* register bits *RE*, *WE*, *RI*, and *WI* are described in Section 3.

2.5.1 Using the JTAG UART with Assembly Language Code and C Code

Figures 11 and 13 give simple examples of assembly language and C code, respectively, that use the JTAG UART. Both versions of the code perform the same function, which is to first send an ASCII string to the JTAG UART, and then enter an endless loop. In the loop, the code reads character data that has been received by the JTAG UART, and echoes this data back to the UART for transmission. If the program is executed by using the Altera Monitor Program, then any keyboard character that is typed into the *Terminal Window* of the Monitor Program will be echoed

back, causing the character to appear in the *Terminal Window*.

The source code files shown in Figures 11 and 13 are made available as part of the Altera Monitor Program. The files can be found under the heading *sample programs*, and are identified by the name *JTAG UART*.

```

/*****
* This program demonstrates use of the JTAG UART port in the DE1-Soc Computer
*
* It performs the following:
*   1. sends a text string to the JTAG UART
*   2. reads character data from the JTAG UART
*   3. echos the character data back to the JTAG UART
*****/

        .text                /* executable code follows */
        .global    _start
_start:
        /* set up stack pointer */
        movia    sp, 0x03FFFFFFC    /* put stack at top of SDRAM */

        movia    r6, 0xFF201000    /* JTAG UART base address */

        /* print a text string */
        movia    r8, TEXT_STRING
LOOP:
        ldb     r5, 0(r8)
        beq    r5, zero, GET_JTAG    /* string is null-terminated */
        call   PUT_JTAG
        addi   r8, r8, 1
        br    LOOP

        /* read and echo characters */
GET_JTAG:
        ldwio   r4, 0(r6)            /* read the JTAG UART Data register */
        andi   r8, r4, 0x8000        /* check if there is new data */
        beq    r8, r0, GET_JTAG      /* if no data, wait */
        andi   r5, r4, 0x00ff        /* the data is in the least significant byte */

        call   PUT_JTAG            /* echo character */
        br    GET_JTAG
        .end

```

Figure 11. An example of assembly language code that uses the JTAG UART (Part a).

```

/*****
* Subroutine to send a character to the JTAG UART
*   r5 = character to send
*   r6 = JTAG UART base address
*****/

        .global    PUT_JTAG
PUT_JTAG:
        /* save any modified registers */
        subi      sp, sp, 4          /* reserve space on the stack */
        stw       r4, 0(sp)        /* save register */

        ldwio    r4, 4(r6)         /* read the JTAG UART Control register */
        andhi    r4, r4, 0xffff    /* check for write space */
        beq      r4, r0, END_PUT    /* if no space, ignore the character */
        stwio    r5, 0(r6)        /* send the character */

END_PUT:
        /* restore registers */
        ldw      r4, 0(sp)
        addi    sp, sp, 4

        ret

        .data                                /* data follows */
TEXT_STRING:
        .asciz  "\nJTAG UART example code\n> "

        .end

```

Figure 11. An example of assembly language code that uses the JTAG UART (Part b).

```

/* function prototypes */
void put_jtag(char);
char get_jtag(void);
/*****
* This program demonstrates use of the JTAG UART port in the DE1-SoC Computer
* It performs the following:
*   1. sends a text string to the JTAG UART
*   2. reads and echos character data from/to the JTAG UART
*****/
int main(void)
{
    char text_string[] = "\nJTAG UART example code\n> \0";
    char *str, c;

    /* print a text string */
    for (str = text_string; *str != 0; ++str)
        put_jtag (*str);
    /* read and echo characters */
    while (1)
    {
        c = get_jtag ( );
        if (c != '\0')
            put_jtag (c);
    }
}

/*****
* Subroutine to send a character to the JTAG UART
*****/
void put_jtag( char c )
{
    volatile int * JTAG_UART_ptr = (int *) 0xFF201000; // JTAG UART address
    int control;
    control = *(JTAG_UART_ptr + 1); // read the JTAG_UART control register
    if (control & 0xFFFF0000) // if space, echo character, else ignore
        *(JTAG_UART_ptr) = c;
}

```

Figure 12. An example of C code that uses the JTAG UART (Part a).

```

/*****
 * Subroutine to read a character from the JTAG UART
 * Returns \0 if no character, otherwise returns the character
 *****/
char get_jtag( void )
{
    volatile int * JTAG_UART_ptr = (int *) 0xFF201000; // JTAG UART address
    int data;
    data = *(JTAG_UART_ptr);           // read the JTAG_UART data register
    if (data & 0x00008000)             // check RVALID to see if there is new data
        return ((char) data & 0xFF);
    else
        return ('\0');
}

```

Figure 13. An example of C code that uses the JTAG UART (Part b).

2.6 Interval Timers

The DE1-SoC Computer includes a timer module implemented in the FPGA that can be used by the Nios II processor. This timer can be loaded with a preset value, and then counts down to zero using a 100-MHz clock. The programming interface for the timer includes six 16-bit registers, as illustrated in Figure 14. The 16-bit register at address 0xFF202000 provides status information about the timer, and the register at address 0xFF202004 allows control settings to be made. The bit fields in these registers are described below:

- *TO* provides a timeout signal which is set to 1 by the timer when it has reached a count value of zero. The *TO* bit can be reset by writing a 0 into it.
- *RUN* is set to 1 by the timer whenever it is currently counting.
- *ITO* is used for generating interrupts, which are discussed in section 3.
- *CONT* affects the continuous operation of the timer. When the timer reaches a count value of zero it automatically reloads the specified starting count value. If *CONT* is set to 1, then the timer will continue counting down automatically. But if *CONT* = 0, then the timer will stop after it has reached a count value of 0.
- (*START/STOP*) is used to commence/suspend the operation of the timer by writing a 1 into the respective bit.

The two 16-bit registers at addresses 0xFF202008 and 0xFF20200C allow the period of the timer to be changed by setting the starting count value. The default setting provided in the DE1-SoC Computer gives a timer period of 125 msec. To achieve this period, the starting value of the count is $100 \text{ MHz} \times 125 \text{ msec} = 12.5 \times 10^6$. It is possible to capture a snapshot of the counter value at any time by performing a write to address 0xFF202010. This write operation causes the current 32-bit counter value to be stored into the two 16-bit timer registers at addresses 0xFF202010 and 0xFF202014. These registers can then be read to obtain the count value.

A second interval timer, which has an identical interface to the one described above, is also available in the FPGA, starting at the base address 0xFF202020. Each Nios II processor has exclusive access to two interval timers.

Address	31	...	17	16	15	...	3	2	1	0		
0xFF202000							Unused			RUN	TO	Status register
0xFF202004							Unused	STOP	START	CONT	ITO	Control register
0xFF202008	Not present (interval timer has 16-bit registers)						Counter start value (low)					
0xFF20200C							Counter start value (high)					
0xFF202010							Counter snapshot (low)					
0xFF202014							Counter snapshot (high)					

Figure 14. Interval timer registers.

2.7 G-Sensor

The DE1-SoC Computer includes a 3D accelerometer (G-sensor) that is connected to the HPS. The Nios II processor can access this device via an I2C serial interface at the base address 0xFFC04000. More details can be found in the tutorial *Using the DE1-SoC Accelerometer with Nios II*, available from Altera's University Program website.

3 Exceptions and Interrupts

The reset address of the Nios II processor in the DE1-SoC Computer is set to 0x00000000. The address used for all other general exceptions, such as divide by zero, and hardware IRQ interrupts is 0x00000020. Since the Nios II processor uses the same address for general exceptions and hardware IRQ interrupts, the Exception Handler software must determine the source of the exception by examining the appropriate processor status register. Table 1 gives the assignment of IRQ numbers to each of the I/O peripherals in the DE1-SoC Computer. The rest of this section describes the interrupt behavior associated with the interval timer, parallel ports, and serial ports in the DE1-SoC Computer. Interrupts for other devices listed in Table 1 are discussed in section 4.

I/O Peripheral	IRQ #
Interval timer	0
Pushbutton switch parallel port	1
Second Interval timer	2
Audio port	6
PS/2 port	7
JTAG port	8
Serial port	10
JP1 Expansion parallel port	11
JP2 Expansion parallel port	12

Table 1. Hardware IRQ interrupt assignment for the DE1-SoC Computer.

3.1 Interrupts from Parallel Ports

Parallel ports implemented in the FPGA in the DE1-Soc Computer were illustrated in Figure 2, which is reproduced as Figure 15. As the figure shows, parallel ports that support interrupts include two related registers at the addresses $Base + 8$ and $Base + C$. The *Interruptmask* register, which has the address $Base + 8$, specifies whether or not an interrupt signal should be sent to the processor when the data present at an input port changes value. Setting a bit location in this register to 1 allows interrupts to be generated, while setting the bit to 0 prevents interrupts. Finally, the parallel port may contain an *Edgecapture* register at address $Base + C$. Each bit in this register has the value 1 if the corresponding bit location in the parallel port has changed its value from 0 to 1 since it was last read. Performing a write operation to the *Edgecapture* register sets all bits in the register to 0, and clears any associated interrupts.

Address	31	30	...	4	3	2	1	0	
$Base$	Input or output data bits								Data register
$Base + 4$	Direction bits								Direction register
$Base + 8$	Mask bits								Interruptmask register
$Base + C$	Edge bits								Edgecapture register

Figure 15. Registers used for interrupts from the parallel ports.

3.1.1 Interrupts from the Pushbutton Switches

Figure 6 showed the registers associated with the pushbutton parallel port. The *Interruptmask* register allows interrupts to be generated when a key is pressed. Each bit in the *Edgecapture* register is set to 1 by the parallel port when the corresponding key is pressed. An interrupt service routine can read this register to determine which key has been pressed. Writing any value to the *Edgecapture* register deasserts the interrupt signal being sent to the processor and sets all bits of the *Edgecapture* register to zero.

3.2 Interrupts from the JTAG UART

Figure 10 showed the data and *Control* registers of the JTAG UART. As we said in Section 2.5, *RAVAIL* in the *Data* register gives the number of characters that are stored in the receive FIFO, and *WSPACE* gives the amount of unused space that is available in the transmit FIFO. The *RE* and *WE* bits in Figure 10 are used to enable processor interrupts associated with the receive and transmit FIFOs. When enabled, interrupts are generated when *RAVAIL* for the receive FIFO, or *WSPACE* for the transmit FIFO, exceeds 7. Pending interrupts are indicated in the *Control* register's *RI* and *WI* bits, and can be cleared by writing or reading data to/from the JTAG UART.

3.3 Interrupts from the FPGA Interval Timer

Figure 14, in Section 2.6, shows six registers that are associated with the interval timer. As we said in Section 2.6, the *TO* bit in the *Status* register is set to 1 when the timer reaches a count value of 0. It is possible to generate an interrupt when this occurs, by using the *ITO* bit in the *Control* register. Setting the *ITO* bit to 1 causes an interrupt

request to be sent to the processor whenever *TO* becomes 1. After an interrupt occurs, it can be cleared by writing any value into the *Status* register.

3.4 Using Interrupts with Assembly Language Code

An example of assembly language code for the DE1-SoC Computer that uses interrupts is shown in Figure 16. When this code is executed on the DE1-SoC board it displays a rotating pattern on the HEX 7-segment displays. The pattern rotates to the right if pushbutton *KEY*₁ is pressed, and to the left if *KEY*₂ is pressed. Pressing *KEY*₃ causes the pattern to be set using the SW switch values. Two types of interrupts are used in the code. The HEX displays are controlled by an interrupt service routine for the interval timer, and another interrupt service routine is used to handle the pushbutton keys. The speed at which the HEX displays are rotated is set in the main program, by using a counter value in the interval timer that causes an interrupt to occur every 33 msec.

```
.equ      KEY2, 1
/*****
* This program demonstrates use of interrupts in the DE1-SoC Computer. It first starts the
* interval timer with 33 msec timeouts, and then enables interrupts from the interval timer
* and pushbutton KEYS
*
* The interrupt service routine for the Altera interval timer displays a pattern on the HEX3-0
* displays, and rotates this pattern either left or right:
*   KEY[0]: loads a new pattern from the SW switches
*   KEY[1]: rotates the displayed pattern to the right
*   KEY[2]: rotates the displayed pattern to the left
*   KEY[3]: stops the rotation
*****/
.text                                          /* executable code follows */
.global  _start
_start:
/* set up stack pointer */
movia   sp, 0x03FFFFFFC                      /* stack starts from highest memory address in SDRAM */

movia   r16, 0xFF202000                       /* internal timer base address */
/* set the interval timer period for scrolling the HEX displays */
movia   r12, 5000000                          /* 1/(100 MHz) × (5000000) = 50 msec */
sthio   r12, 8(r16)                          /* store the low halfword of counter start value */
srli    r12, r12, 16
sthio   r12, 0xC(r16)                        /* high halfword of counter start value */
```

Figure 16. An example of assembly language code that uses interrupts (Part *a*).

```

/* start interval timer, enable its interrupts */
movi    r15, 0b0111          /* START = 1, CONT = 1, ITO = 1 */
sthio   r15, 4(r16)

/* write to the pushbutton port interrupt mask register */
movia   r15, 0xFF200050     /* pushbutton key base address */
movi    r7, 0b1111         /* set interrupt mask bits */
stwio   r7, 8(r15)         /* interrupt mask register is (base + 8) */

/* enable Nios II processor interrupts */
movi    r7, 0b011          /* set interrupt mask bits for levels 0 (interval */
wrcctl  ienable, r7        /* timer) and level 1 (pushbuttons) */
movi    r7, 1
wrcctl  status, r7         /* turn on Nios II interrupt processing */

IDLE:
br     IDLE                /* main program simply idles */

.data
/* The global variables used by the interrupt service routines for the interval timer and the
* pushbutton keys are declared below */

.global  PATTERN
PATTERN:
.word    0x0000000F          /* pattern to show on the HEX displays */

.global  KEY_PRESSED
KEY_PRESSED:
.word    KEY2                /* stores code representing pushbutton key pressed */

.global  SHIFT_DIR
SHIFT_DIR:
.word    2                   /* default shift direction (2 == right) */

.end

```

Figure 16. An example of assembly language code that uses interrupts (Part *b*).

The reset and exception handlers for the main program in Figure 16 are given in Figure 17. The reset handler simply jumps to the `_start` symbol in the main program. The exception handler first checks if the exception that has occurred is an external interrupt or an internal one. In the case of an internal exception, such as an illegal instruction opcode or a trap instruction, the handler simply exits, because it does not handle these cases. For external exceptions, it calls either the interval timer interrupt service routine, for a level 0 interrupt, or the pushbutton key interrupt service routine for level 1. These routines are shown in Figures 18 and 19, respectively.

```

/*****
* RESET SECTION
* The Monitor Program automatically places the ".reset" section at the reset location
* specified in the CPU settings in Qsys.
* Note: "ax" is REQUIRED to designate the section as allocatable and executable.
*/
    .section    .reset, "ax"
    movia      r2, _start
    jmp        r2                /* branch to main program */

/*****
* EXCEPTIONS SECTION
* The Monitor Program automatically places the ".exceptions" section at the
* exception location specified in the CPU settings in Qsys.
* Note: "ax" is REQUIRED to designate the section as allocatable and executable.
*/
    .section    .exceptions, "ax"
    .global    EXCEPTION_HANDLER
EXCEPTION_HANDLER:
    subi       sp, sp, 16        /* make room on the stack */
    stw        et, 0(sp)

    rdctl      et, ct14
    beq        et, r0, SKIP_EA_DEC /* interrupt is not external */

    subi       ea, ea, 4         /* must decrement ea by one instruction */
                                /* for external interrupts, so that the */
                                /* interrupted instruction will be run after eret */

SKIP_EA_DEC:
    stw        ea, 4(sp)        /* save all used registers on the Stack */
    stw        ra, 8(sp)        /* needed if call inst is used */
    stw        r22, 12(sp)

    rdctl      et, ct14
    bne        et, r0, CHECK_LEVEL_0 /* exception is an external interrupt */

NOT_EI:
                                /* exception must be unimplemented instruction or TRAP */
    br         END_ISR         /* instruction. This code does not handle those cases */

```

Figure 17. Reset and exception handler assembly language code (Part a).

```

CHECK_LEVEL_0:                /* interval timer is interrupt level 0 */
    andi    r22, et, 0b1
    beq    r22, r0, CHECK_LEVEL_1
    call   INTERVAL_TIMER_ISR
    br    END_ISR

CHECK_LEVEL_1:                /* pushbutton port is interrupt level 1 */
    andi    r22, et, 0b10
    beq    r22, r0, END_ISR    /* other interrupt levels are not handled in this code */
    call   PUSHBUTTON_ISR

END_ISR:
    ldw    et, 0(sp)          /* restore all used register to previous values */
    ldw    ea, 4(sp)
    ldw    ra, 8(sp)          /* needed if call inst is used */
    ldw    r22, 12(sp)
    addi   sp, sp, 16

    eret
    .end

```

Figure 17. Reset and exception handler assembly language code (Part *b*).

```

.include    "key_codes.s"    /* includes .equ for KEY0, KEY1, ... */
.extern    PATTERN          /* externally defined variables */
.extern    KEY_PRESSED
.extern    SHIFT_DIR
/*****
* Interval timer interrupt service routine
*
* Shifts a PATTERN being displayed on the HEX displays. The shift direction
* is determined by the external variable KEY_PRESSED.
*****/
.global    INTERVAL_TIMER_ISR
INTERVAL_TIMER_ISR:
    subi    sp, sp, 40        /* reserve space on the stack */
    stw    ra, 0(sp)         /* save registers */
    stw    r4, 4(sp)
    stw    r5, 8(sp)
    stw    r6, 12(sp)

```

Figure 18. Interrupt service routine for the interval timer (Part *a*).

```

stw    r8, 16(sp)
stw    r10, 20(sp)
stw    r20, 24(sp)
stw    r21, 28(sp)
stw    r22, 32(sp)
stw    r23, 36(sp)

movia  r10, 0xFF202000 /* interval timer base address */
sthio  r0, 0(r10)      /* clear the interrupt */

movia  r20, 0xFF200020 /* HEX3_HEX0 base address */
movia  r21, PATTERN    /* set up a pointer to the pattern for HEX displays */
movia  r22, KEY_PRESSED /* set up a pointer to the key pressed */
movia  r23, SHIFT_DIR  /* set up a pointer to the shift direction variable */

ldw    r6, 0(r21)      /* load pattern for HEX displays */
stwi0  r6, 0(r20)      /* store to HEX3 ... HEX0 */

ldw    r4, 0(r22)      /* check which key has been pressed */
CHK_KEY0:
movi   r8, KEY0        /* code to check for KEY1 */
bne   r4, r8, CHK_KEY1
movia  r20, SLIDER_SWITCH_BASE
ldw   r6, 0(r20)      /* load a new pattern from the SW switches */
br    SHIFT

CHK_KEY1:
movi   r8, KEY1        /* code to check for KEY1 */
bne   r4, r8, CHK_KEY2
movi   r5, RIGHT      /* KEY1 sets rotation direction to the right */
stw   r5, 0(r23)
br    SHIFT

CHK_KEY2:
movi   r8, KEY2        /* code to check for KEY2 */
bne   r4, r8, CHK_KEY3
movi   r5, LEFT       /* KEY2 sets rotation direction to the left */
stw   r5, 0(r23)
br    SHIFT

```

Figure 18. Interrupt service routine for the interval timer (Part b).

```

CHK_KEY3:
    movi    r8, KEY3           /* code to check for KEY3 */
    bne     r4, r8, SHIFT
    movi    r5, NONE           /* KEY3 sets rotation to no rotation */
    stw     r5, 0(r23)
SHIFT:
    movi    r5, NONE
    stw     r5, 0(r22)         /* key press handled, so clear */
    ldw     r5, 0(r23)         /* get shift direction */
    movi    r8, RIGHT
    bne     r5, r8, SHIFT_L
    movi    r5, 1              /* set r5 to the constant value 1 */
    ror     r6, r6, r5         /* rotate the displayed pattern right */
    br      END_INTERVAL_TIMER_ISR
SHIFT_L:
    movi    r8, LEFT
    bne     r5, r8, END_INTERVAL_TIMER_ISR
    movi    r5, 1              /* set r5 to the constant value 1 */
    rol     r6, r6, r5         /* shift left */

END_INTERVAL_TIMER_ISR:
    stw     r6, 0(r21)         /* store HEX display pattern */
    ldw     ra, 0(sp)          /* Restore registers */
    ldw     r4, 4(sp)
    ldw     r5, 8(sp)
    ldw     r6, 12(sp)
    ldw     r8, 16(sp)
    ldw     r10, 20(sp)
    ldw     r20, 24(sp)
    ldw     r21, 28(sp)
    ldw     r22, 32(sp)
    ldw     r23, 36(sp)
    addi    sp, sp, 40         /* release the reserved space on the stack */
    ret

.end

```

Figure 18. Interrupt service routine for the interval timer (Part c).

```

.include      "key_codes.s"          /* includes .equ for KEY0, KEY1, ... */
.extern      PATTERN                 /* externally defined variables */
.extern      KEY_PRESSED
/*****
* Pushbutton - Interrupt Service Routine
*
* This routine checks which KEY has been pressed. It writes this value to the global
* variable KEY_PRESSED.
*****/
.global      PUSHBUTTON_ISR
PUSHBUTTON_ISR:
    subi     sp, sp, 20              /* reserve space on the stack */
    stw     ra, 0(sp)
    stw     r10, 4(sp)
    stw     r11, 8(sp)
    stw     r12, 12(sp)
    stw     r13, 16(sp)

    movia   r10, 0xFF200050         /* base address of pushbutton KEY parallel port */
    ldwio   r11, 0xC(r10)          /* read edge capture register */
    stwio   r0, 0xC(r10)          /* clear the interrupt */

    movia   r10, KEY_PRESSED       /* global variable to return the result */
CHECK_KEY0:
    andi    r13, r11, 0b0001       /* check KEY0 */
    beq     r13, zero, CHECK_KEY1
    movi    r12, KEY0
    stw     r12, 0(r10)            /* return KEY0 value */
    br      END_PUSHBUTTON_ISR

CHECK_KEY1:
    andi    r13, r11, 0b0010       /* check KEY1 */
    beq     r13, zero, CHECK_KEY2
    movi    r12, KEY1
    stw     r12, 0(r10)            /* return KEY1 value */
    br      END_PUSHBUTTON_ISR

CHECK_KEY2:
    andi    r13, r11, 0b0100       /* check KEY2 */
    beq     r13, zero, DO_KEY3
    movi    r12, KEY2
    stw     r12, 0(r10)            /* return KEY2 value */
    br      END_PUSHBUTTON_ISR

```

Figure 19. Interrupt service routine for the pushbutton keys (Part a).

```
DO_KEY3:
    movi    r12, KEY3
    stw     r12, 0(r10)          /* return KEY3 value */

END_PUSHBUTTON_ISR:
    ldw     ra, 0(sp)           /* Restore all used register to previous values */
    ldw     r10, 4(sp)
    ldw     r11, 8(sp)
    ldw     r12, 12(sp)
    ldw     r13, 16(sp)
    addi    sp, sp, 20

    ret

    .end
```

Figure 19. Interrupt service routine for the pushbutton keys (Part b).

3.5 Using Interrupts with C Language Code

An example of C language code for the DE1-SoC Computer that uses interrupts is shown in Figure 20. This code performs exactly the same operations as the code described in Figure 16.

To enable interrupts the code in Figure 20 uses *macros* that provide access to the Nios II status and control registers. A collection of such macros, which can be used in any C program, are provided in Figure 21.

The reset and exception handlers for the main program in Figure 20 are given in Figure 22. The function called *the_reset* provides a simple reset mechanism by performing a branch to the main program. The function named *the_exception* represents a general exception handler that can be used with any C program. It includes assembly language code to check if the exception is caused by an external interrupt, and, if so, calls a C language routine named *interrupt_handler*. This routine can then perform whatever action is needed for the specific application. In Figure 22, the *interrupt_handler* code first determines which exception has occurred, by using a macro from Figure 21 that reads the content of the Nios II interrupt pending register. The interrupt service routine that is invoked for the interval timer is shown in 23, and the interrupt service routine for the pushbutton switches appears in Figure 24.

The source code files shown in Figure 16 to Figure 24 are distributed as part of the Altera Monitor Program. The files can be found under the heading *sample programs*, and are identified by the name *Interrupt Example*.

```

#include "nios2_ctrl_reg_macros.h"
#include "key_codes.h"           // defines values for KEY0, KEY1, ...

/* key_pressed and pattern are written by interrupt service routines; we have to declare
 * these as volatile to avoid the compiler caching their values in registers */
volatile int key_pressed = KEY2; // shows which key was last pressed
volatile int pattern = 0x0000000F; // pattern for HEX displays
volatile int shift_dir = LEFT; // direction to shift the pattern
/*****

 * This program demonstrates use of interrupts in the DE1-SoC Computer. It first starts the
 * interval timer with 33 msec timeouts, and then enables interrupts from the interval timer
 * and pushbutton KEYs
 *
 * The interrupt service routine for the Altera interval timer displays a pattern on the HEX3-0
 * displays, and rotates this pattern either left or right:
 *   KEY[0]: loads a new pattern from the SW switches
 *   KEY[1]: rotates the displayed pattern to the right
 *   KEY[2]: rotates the displayed pattern to the left
 *   KEY[3]: stops the rotation
 *****/
int main(void)
{
    /* Declare volatile pointers to I/O registers (volatile means that IO load and store instructions
     * will be used to access these pointer locations instead of regular memory loads and stores) */
    volatile int * interval_timer_ptr = (int *) 0xFF202000; // interval timer base address
    volatile int * KEY_ptr = (int *) 0xFF200050; // pushbutton KEY address

    /* set the interval timer period for scrolling the HEX displays */
    int counter = 5000000; // 1/(100 MHz) × (5000000) = 50 msec
    *(interval_timer_ptr + 0x2) = (counter & 0xFFFF);
    *(interval_timer_ptr + 0x3) = (counter >> 16) & 0xFFFF;

    /* start interval timer, enable its interrupts */
    *(interval_timer_ptr + 1) = 0x7; // STOP = 0, START = 1, CONT = 1, ITO = 1

    *(KEY_ptr + 2) = 0xF; // write to the pushbutton interrupt mask register, and
    // set mask bits to 1 */

    NIOS2_WRITE_IENABLE( 0x3 ); // set interrupt mask bits for levels 0 (interval timer)
    // and level 1 (pushbuttons) */
    NIOS2_WRITE_STATUS( 1 ); // enable Nios II interrupts

    while(1); // main program simply idles
}

```

Figure 20. An example of C code that uses interrupts.

```

#ifndef __NIOS2_CTRL_REG_MACROS__
#define __NIOS2_CTRL_REG_MACROS__

/*****
/* Macros for accessing the control registers.
*****/

#define NIOS2_READ_STATUS(dest) \
    do { dest = __builtin_rdctl(0); } while (0)

#define NIOS2_WRITE_STATUS(src) \
    do { __builtin_wrctl(0, src); } while (0)

#define NIOS2_READ_ESTATUS(dest) \
    do { dest = __builtin_rdctl(1); } while (0)

#define NIOS2_READ_BSTATUS(dest) \
    do { dest = __builtin_rdctl(2); } while (0)

#define NIOS2_READ_IENABLE(dest) \
    do { dest = __builtin_rdctl(3); } while (0)

#define NIOS2_WRITE_IENABLE(src) \
    do { __builtin_wrctl(3, src); } while (0)

#define NIOS2_READ_IPENDING(dest) \
    do { dest = __builtin_rdctl(4); } while (0)

#define NIOS2_READ_CPUID(dest) \
    do { dest = __builtin_rdctl(5); } while (0)

#endif

```

Figure 21. Macros for accessing Nios II status and control registers.

```

#include "nios2_ctrl_reg_macros.h"

/* function prototypes */
void main(void);
void interrupt_handler(void);
void interval_timer_isr(void);
void pushbutton_ISR(void);

/* The assembly language code below handles Nios II reset processing */
void the_reset (void) __attribute__ ((section (".reset")));
void the_reset (void)
/*****
 * Reset code; by using the section attribute with the name ".reset" we allow the linker program
 * to locate this code at the proper reset vector address. This code just calls the main program
 *****/
{
    asm (".set    noat");           // magic, for the C compiler
    asm (".set    nobreak");       // magic, for the C compiler
    asm ("movia  r2, main");       // call the C language main program
    asm ("jmp    r2");
}

/* The assembly language code below handles Nios II exception processing. This code should not be
 * modified; instead, the C language code in the function interrupt_handler() can be modified as
 * needed for a given application. */
void the_exception (void) __attribute__ ((section (".exceptions")));
void the_exception (void)
/*****
 * Exceptions code; by giving the code a section attribute with the name ".exceptions" we allow
 * the linker to locate this code at the proper exceptions vector address. This code calls the
 * interrupt handler and later returns from the exception.
 *****/
{
    asm (".set    noat");           // magic, for the C compiler
    asm (".set    nobreak");       // magic, for the C compiler
    asm ("subi   sp, sp, 128");
    asm ("stw    et, 96(sp)");
    asm ("rdctl  et, ctl4");
    asm ("beq   et, r0, SKIP_EA_DEC"); // interrupt is not external
    asm ("subi  ea, ea, 4");        /* must decrement ea by one instruction for external
 * interrupts, so that the instruction will be run */
}

```

Figure 22. Reset and exception handler C code (Part *a*).

```

asm ( "SKIP_EA_DEC:" );
asm ( "stw   r1, 4(sp)" );           // save all registers
asm ( "stw   r2, 8(sp)" );
asm ( "stw   r3, 12(sp)" );
asm ( "stw   r4, 16(sp)" );
asm ( "stw   r5, 20(sp)" );
asm ( "stw   r6, 24(sp)" );
asm ( "stw   r7, 28(sp)" );
asm ( "stw   r8, 32(sp)" );
asm ( "stw   r9, 36(sp)" );
asm ( "stw   r10, 40(sp)" );
asm ( "stw   r11, 44(sp)" );
asm ( "stw   r12, 48(sp)" );
asm ( "stw   r13, 52(sp)" );
asm ( "stw   r14, 56(sp)" );
asm ( "stw   r15, 60(sp)" );
asm ( "stw   r16, 64(sp)" );
asm ( "stw   r17, 68(sp)" );
asm ( "stw   r18, 72(sp)" );
asm ( "stw   r19, 76(sp)" );
asm ( "stw   r20, 80(sp)" );
asm ( "stw   r21, 84(sp)" );
asm ( "stw   r22, 88(sp)" );
asm ( "stw   r23, 92(sp)" );
asm ( "stw   r25, 100(sp)" );       // r25 = bt (skip r24 = et, because it was saved above)
asm ( "stw   r26, 104(sp)" );     // r26 = gp
// skip r27 because it is sp, and there is no point in saving this
asm ( "stw   r28, 112(sp)" );     // r28 = fp
asm ( "stw   r29, 116(sp)" );     // r29 = ea
asm ( "stw   r30, 120(sp)" );     // r30 = ba
asm ( "stw   r31, 124(sp)" );     // r31 = ra
asm ( "addi  fp, sp, 128" );

asm ( "call  interrupt_handler" ); // call the C language interrupt handler

asm ( "ldw   r1, 4(sp)" );           // restore all registers
asm ( "ldw   r2, 8(sp)" );
asm ( "ldw   r3, 12(sp)" );
asm ( "ldw   r4, 16(sp)" );
asm ( "ldw   r5, 20(sp)" );
asm ( "ldw   r6, 24(sp)" );
asm ( "ldw   r7, 28(sp)" );

```

Figure 22. Reset and exception handler C language code (Part b).

```

asm ( "ldw  r8, 32(sp)" );
asm ( "ldw  r9, 36(sp)" );
asm ( "ldw  r10, 40(sp)" );
asm ( "ldw  r11, 44(sp)" );
asm ( "ldw  r12, 48(sp)" );
asm ( "ldw  r13, 52(sp)" );
asm ( "ldw  r14, 56(sp)" );
asm ( "ldw  r15, 60(sp)" );
asm ( "ldw  r16, 64(sp)" );
asm ( "ldw  r17, 68(sp)" );
asm ( "ldw  r18, 72(sp)" );
asm ( "ldw  r19, 76(sp)" );
asm ( "ldw  r20, 80(sp)" );
asm ( "ldw  r21, 84(sp)" );
asm ( "ldw  r22, 88(sp)" );
asm ( "ldw  r23, 92(sp)" );
asm ( "ldw  r24, 96(sp)" );
asm ( "ldw  r25, 100(sp)" );           // r25 = bt
asm ( "ldw  r26, 104(sp)" );         // r26 = gp
// skip r27 because it is sp, and we did not save this on the stack
asm ( "ldw  r28, 112(sp)" );         // r28 = fp
asm ( "ldw  r29, 116(sp)" );         // r29 = ea
asm ( "ldw  r30, 120(sp)" );         // r30 = ba
asm ( "ldw  r31, 124(sp)" );         // r31 = ra

asm ( "addi sp, sp, 128" );
asm ( "eret" );
}

/*****
* Interrupt Service Routine: Determines the interrupt source and calls the appropriate subroutine
*****/
void interrupt_handler(void)
{
    int ipending;
    NIOS2_READ_IPENDING(ipending);
    if ( ipending & 0x1 )                // interval timer is interrupt level 0
        interval_timer_isr( );
    if ( ipending & 0x2 )                // pushbuttons are interrupt level 1
        pushbutton_ISR( );
    // else, ignore the interrupt
    return;
}

```

Figure 22. Reset and exception handler C code (Part c).

```

#include "key_codes.h"                // defines values for KEY0, KEY1, ...

extern volatile int key_pressed, pattern, shift_dir;
/*****
 * Interval timer interrupt service routine
 * Shifts a pattern being displayed on the HEX displays. The shift direction is determined
 * by the external variable key_pressed.
 *****/
void interval_timer_isr( )
{
    volatile int * interval_timer_ptr = (int *) 0xFF202000;    // interval timer base address
    volatile int * slider_switch_ptr = (int *) 0xFF200040;    // SW base address
    volatile int * HEX3_HEX0_ptr = (int *) 0xFF200020;    // HEX3_HEX0 address

    *(interval_timer_ptr) = 0;                // clear the interrupt
    *(HEX3_HEX0_ptr) = pattern;            // display pattern on HEX3 ... HEX0

    /* rotate the pattern shown on the HEX displays */
    if (key_pressed == KEY0)                // for KEY0 load a new pattern
        pattern = *(slider_switch_ptr);
    else if (key_pressed == KEY1)
        shift_dir = RIGHT;
    else if (key_pressed == KEY2)
        shift_dir = LEFT;
    else if (key_pressed == KEY3)
        shift_dir = NONE;

    key_pressed = NONE;                    // key press handled, so clear

    if (shift_dir == LEFT)
        if (pattern & 0x80000000)
            pattern = (pattern << 1) | 1;
        else
            pattern = pattern << 1;
    else if (shift_dir == RIGHT)
        if (pattern & 0x00000001)
            pattern = (pattern >> 1) | 0x80000000;
        else
            pattern = (pattern >> 1) & 0x7FFFFFFF;
    // else don't shift
    return;
}

```

Figure 23. Interrupt service routine for the interval timer.

```

#include "key_codes.h"                // defines values for KEY0, KEY1, ...

extern volatile int key_pressed;

/*****
 * Pushbutton - Interrupt Service Routine
 *
 * This routine checks which KEY has been pressed. It writes this value to the global
 * variable KEY_PRESSED.
 *****/
void pushbutton_ISR( void )
{
    volatile int * KEY_ptr = (int *) 0xFF200050;
    int press;

    press = *(KEY_ptr + 3);           // read the pushbutton interrupt register
    *(KEY_ptr + 3) = press;          // clear the interrupt

    if (press & 0x1)                  // KEY0
        key_pressed = KEY0;
    else if (press & 0x2)              // KEY1
        key_pressed = KEY1;
    else if (press & 0x4)              // KEY2
        key_pressed = KEY2;
    else                               // press & 0x8, which is KEY3
        key_pressed = KEY3;

    return;
}

```

Figure 24. Interrupt service routine for the pushbutton keys.

4 Media Components

This section describes the audio in/out, video-out, video-in, PS/2, IrDA, and ADC ports.

4.1 Audio In/Out Port

The DE1-SoC Computer includes an audio port that is connected to the audio CODEC (COder/DECOder) chip on the DE1-SoC board. The default setting for the sample rate provided by the audio CODEC is 48K samples/sec. The audio port provides audio-input capability via the microphone jack on the DE1-SoC board, as well as audio output functionality via the line-out jack. The audio port includes four FIFOs that are used to hold incoming and outgoing data. Incoming data is stored in the left- and right-channel *Read* FIFOs, and outgoing data is held in the left- and right-channel *Write* FIFOs. All FIFOs have a maximum depth of 128 32-bit words.

The audio port's programming interface consists of four 32-bit registers, as illustrated in Figure 25. The *Control* register, which has the address 0xFF203040, is readable to provide status information and writable to make control settings. Bit *RE* of this register provides an interrupt enable capability for incoming data. Setting this bit to 1 allows the audio core to generate a Nios II interrupt when either of the *Read* FIFOs are filled 75% or more. The bit *RI* will then be set to 1 to indicate that the interrupt is pending. The interrupt can be cleared by removing data from the *Read* FIFOs until both are less than 75% full. Bit *WE* gives an interrupt enable capability for outgoing data. Setting this bit to 1 allows the audio core to generate an interrupt when either of the *Write* FIFOs are less than 25% full. The bit *WI* will be set to 1 to indicate that the interrupt is pending, and it can be cleared by filling the *Write* FIFOs until both are more than 25% full. The bits *CR* and *CW* in Figure 25 can be set to 1 to clear the *Read* and *Write* FIFOs, respectively. The clear function remains active until the corresponding bit is set back to 0.

Address	31	...	24	23	...	16	15	...	10	9	8	7	...	3	2	1	0	
0xFF203040	Unused										WI	RI		CW	CR	WE	RE	Control
0xFF203044	WSLC				WSRC				RALC				RARC				Fifospace	
0xFF203048	Left data																Leftdata	
0xFF20303C	Right data																Rightdata	

Figure 25. Audio port registers.

The read-only *Fifospace* register in Figure 25 contains four 8-bit fields. The fields *RARC* and *RALC* give the number of words currently stored in the right and left audio-input FIFOs, respectively. The fields *WSRC* and *WSLC* give the number of words currently available (that is, *unused*) for storing data in the right and left audio-out FIFOs. When all FIFOs in the audio port are cleared, the values provided in the *Fifospace* register are $RARC = RALC = 0$ and $WSRC = WSLC = 128$.

The *Leftdata* and *Rightdata* registers are readable for audio in, and writable for audio out. When data is read from these registers, it is provided from the head of the *Read* FIFOs, and when data is written into these registers it is loaded into the *Write* FIFOs.

A fragment of C code that uses the audio port is shown in Figure 26. The code checks to see when the depth of either the left or right *Read* FIFO has exceeded 75% full, and then moves the data from these FIFOs into a memory buffer. This code is part of a larger program that is distributed as part of the Altera Monitor Program. The source code can be found under the heading *sample programs*, and is identified by the name *Media*.

```

volatile int * audio_ptr = (int *) 0xFF203040;           // audio port address
int fifospace, int buffer_index = 0;
int left_buffer[BUF_SIZE];
int right_buffer[BUF_SIZE];
...
fifospace = *(audio_ptr + 1);                           // read the audio port fifospace register
if ( (fifospace & 0x000000FF) > 96)                     // check RARC, for > 75% full
{
    /* store data until the audio-in FIFO is empty or the memory buffer is full */
    while ( (fifospace & 0x000000FF) && (buffer_index < BUF_SIZE) )
    {
        left_buffer[buffer_index] = *(audio_ptr + 2);    //Leftdata
        right_buffer[buffer_index] = *(audio_ptr + 3);  //Rightdata
        ++buffer_index;
        fifospace = *(audio_ptr + 1);                   // read the audio port fifospace register
    }
}
...

```

Figure 26. An example of code that uses the audio port.

4.2 Video-out Port

The DE1-SoC Computer includes a video-out port with a VGA controller that can be connected to a standard VGA monitor. The VGA controller supports a screen resolution of 640 × 480. The image that is displayed by the VGA controller is derived from two sources: a *pixel* buffer, and a *character* buffer.

4.2.1 Pixel Buffer

The pixel buffer for the video-out port reads stored pixel values from a memory buffer for display by the VGA controller. As illustrated in Figure 27, the memory buffer provides an image resolution of 320 × 240 pixels, with the coordinate 0,0 being at the top-left corner of the image. Since the VGA controller supports the screen resolution of 640 × 480, each of the pixel values in the pixel buffer is replicated in both the *x* and *y* dimensions when it is being displayed on the VGA screen.

Figure 28a shows that each pixel value is represented as a 16-bit halfword, with five bits for the blue and red components, and six bits for green. As depicted in part *b* of Figure 28, pixels are addressed in the memory buffer by using the combination of a *base* address and an *x,y* offset. In the DE1-SoC Computer the pixel buffer uses the base address $(08000000)_{16}$, which corresponds to the starting address of the FPGA on-chip memory. Using this scheme, the pixel at location 0,0 has the address $(08000000)_{16}$, the pixel 1,0 has the address $base + (00000000\ 00000001\ 0)_2$






Figure 27. Pixel buffer coordinates.

$= (08000002)_{16}$, the pixel 0,1 has the address $base + (00000001\ 00000000\ 0)_2 = (08000400)_{16}$, and the pixel at location 319,239 has the address $base + (11101111\ 100111111\ 0)_2 = (0803BE7E)_{16}$.



(a) Pixel values



(b) Pixel buffer addresses

Figure 28. Pixel values and addresses.

You can create an image by writing color values into the pixel addresses as described above. A dedicated *pixel buffer controller* continuously reads this pixel data from sequential addresses in the corresponding memory for display on the VGA screen. You can modify the pixel data at any time, simply by writing to the pixel addresses. Thus, an image can be changed even when it is in the process of being displayed. However, it is also possible to avoid making changes to the pixel buffer while it is being displayed, by using the concept of *double-buffering*. In this scheme, two pixel buffers are involved, called the *front* and *back* buffers, described below.

4.2.2 Double Buffering

As mentioned above, a pixel buffer controller reads data out of the pixel buffer so that it can be displayed on the VGA screen. This pixel buffer controller includes a programming interface in the form of a set of registers, as illustrated in Figure 29. The register at address 0xFF203020 is called the *Buffer* register, and the register at address

0xFF203024 is the *Backbuffer* register. Each of these registers stores the starting address of a pixel buffer. The Buffer register holds the address of the pixel buffer that is displayed on the VGA screen. As mentioned above, in the default configuration of the DE1-SoC Computer this Buffer register is set to the address 0x08000000, which points to the start of the FPGA on-chip memory. The default value of the Backbuffer register is also 0x08000000, which means that there is only one pixel buffer. But software can modify the address stored in the Backbuffer register, thereby creating a second pixel buffer. An image can be drawn into this second buffer by writing to its pixel addresses. This image is not displayed on the VGA monitor until a pixel buffer *swap* is performed, as explained below.

A pixel buffer swap is caused by writing the value 1 to the Buffer register. This write operation does not directly modify the content of the Buffer register, but instead causes the contents of the Buffer and Backbuffer registers to be swapped. The swap operation does not happen right away; it occurs at the end of a VGA screen-drawing cycle, after the last pixel in the bottom-right corner has been displayed. This time instance is referred to as the *vertical synchronization* time, and occurs every 1/60 seconds. Software can poll the value of the *S* bit in the *Status* register, at address 0xFF20302C, to see when the vertical synchronization has happened. Writing the value 1 into the Buffer register causes *S* to be set to 1. Then, when the swap of the Buffer and Backbuffer registers has been completed *S* is reset back to 0.

Address	31 ... 24	23 ... 16	15 ... 8	7 ... 4	3	2	1	0	
0xFF203020	front buffer address								Buffer register
0xFF203024	back buffer address								Backbuffer register
0xFF203028	Y				X				Resolution register
0xFF20302C	m	n	Unused	B	Unused	A	S	Status register	

Figure 29. Pixel buffer controller registers.

In a typical application the pixel buffer controller is used as follows. While the image contained in the pixel buffer that is pointed to by the Buffer register is being displayed, a new image is drawn into the pixel buffer pointed to by the Backbuffer register. When this new image is ready to be displayed, a pixel buffer swap is performed. Then, the pixel buffer that is now pointed to by the Backbuffer register, which was already displayed, is cleared and the next new image is drawn. In this way, the next image to be displayed is always drawn in the “back” pixel buffer, and the two pixel buffer pointers are swapped when the new image is ready to be displayed. Each time a swap is performed software has to synchronize with the VGA controller by waiting until the *S* bit in the Status register becomes 0.


As shown in Figure 29 the *Status* register contains additional information other than the *S* bit. The fields *n* and *m* give the number of address bits used for the *X* and *Y* pixel coordinates, respectively. The *B* field specifies the number of bytes used for each pixel, with the minimum being 1 and the maximum 4. The *A* field allows the selection of two different ways of forming pixel addresses. If configured with *A* = 0, then the pixel controller expects addresses to contain *X* and *Y* fields, as we have used in this section. But if *A* = 1, then the controller expects addresses to be consecutive values starting from 0 and ending at the total number of pixels–1.

In Figure 28b the default values of the status register fields in the DE1-SoC Computer are used when forming


pixel addresses. The defaults are $n = 9$, $m = 8$, $B = 2$, and $A = 0$. If the pixel buffer controller is changed to provide different values of these fields, then the way in which pixel addresses are formed has to be modified accordingly. The programming interface also includes a *Resolution* register, shown in Figure 29, that contains the X and Y resolution of the pixel buffer(s).

4.2.3 Character Buffer

The character buffer for the video-out port is stored in on-chip memory in the FPGA on the DE1-SoC board. As illustrated in Figure 30a, the buffer provides a resolution of 80×60 characters, where each character occupies an 8×8 block of pixels on the VGA screen. Characters are stored in each of the locations shown in Figure 30a using their ASCII codes; when these character codes are displayed on the VGA monitor, the character buffer automatically generates the corresponding pattern of pixels for each character using a built-in font. Part b of Figure 30 shows that characters are addressed in the memory by using the combination of a *base* address, which has the value $(09000000)_{16}$, and an x,y offset. Using this scheme, the character at location 0,0 has the address $(09000000)_{16}$, the character 1,0 has the address $base + (000000\ 0000001)_2 = (09000001)_{16}$, the character 0,1 has the address $base + (000001\ 0000000)_2 = (09000080)_{16}$, and the character at location 79,59 has the address $base + (111011\ 1001111)_2 = (09001DCF)_{16}$.



(a) Character buffer coordinates



(b) Character buffer addresses

Figure 30. Character buffer coordinates and addresses.

4.2.4 Using the Video-out Port with C code

A fragment of C code that uses the pixel and character buffers is shown in Figure 31. The first **for** loop in the figure draws a rectangle in the pixel buffer using the color *pixel_color*. The rectangle is drawn using the coordinates x_1, y_1 and x_2, y_2 . The second **while** loop in the figure writes a null-terminated character string pointed to by the variable *text_ptr* into the character buffer at the coordinates x, y . The code in Figure 31 is included in the sample program

called *Media* that is distributed with the Altera Monitor Program.

```

volatile short * pixel_buffer = (short *) 0x08000000;    // Pixel buffer
volatile char * character_buffer = (char *) 0x09000000; // Character buffer
int x1, int y1, int x2, int y2, short pixel_color;
int offset, row, col;
int x, int y, char * text_ptr;
...
/* Draw a box; assume that the coordinates are valid */
for (row = y1; row <= y2; row++)
    for (col = x1; col <= x2; ++col)
    {
        offset = (row << 9) + col;
        *(pixel_buffer + offset) = pixel_color;           // compute halfword address, set pixel
    }

/* Display a text string; assume that it fits on one line */
offset = (y << 7) + x;
while ( *(text_ptr) )
{
    *(character_buffer + offset) = *(text_ptr);           // write to the character buffer
    ++text_ptr;
    ++offset;
}

```

Figure 31. An example of code that uses the video-out port.

4.3 Video-in Port

The DE1-SoC Computer includes a video-in port for use with the composite video-in connector on the DE1-SoC board. The video digital-to-analog converter (DAC) connected to this port is configured to support an NTSC video source. The video-in port provides frames of video at a resolution of 320 x 240 pixels. These video frames can be displayed on a VGA monitor by using the video-out port described in Section 4.2. The video-in port writes each frame of the video-in data into the pixel buffer described in Section 4.2.1. The video-in port can be configured to provide two types of images: either the “raw” image provided by the video DAC, or a version of this image in which only “edges” that are detected in the image are drawn.

The video-in port has a programming interface that consists of two registers, as illustrated in Figure 32. The *Control* register at the address 0xFF20306C is used to enable or disable the video input. If the *EN* bit in this register is set to 0, then the video-in core does not store any data into the pixel buffer. Setting *EN* to 1 and then changing *EN* to 0 can be used to capture a still picture from the video-in port.

The register at address 0xFF203070 is used to enable or disable edge detection. Setting the *E* bit in this register to 1 causes the input video to be passed through hardware circuits that detect edges in the images. The image stored in the pixel buffer will then consist of dark areas that are punctuated by lighter lines along the edges that have been detected. Setting *E* = 0 causes a normal image to be stored into the pixel buffer.




Figure 32. The video-in port programming interface.

4.4 Audio/Video Configuration Module

The audio/video configuration module controls settings that affect the operation of both the audio port and the video-out port. The audio/video configuration module automatically configures and initializes both of these ports whenever the DE1-SoC Computer is reset. For typical use of the DE1-SoC Computer it is not necessary to modify any of these default settings. In the case that changes to these settings are needed, the reader should refer to the audio/video configuration module's online documentation, which is available from Altera's University Program web site.

4.5 PS/2 Port

The DE1-SoC Computer includes two PS/2 ports that can be connected to a standard PS/2 keyboard or mouse. The port includes a 256-byte FIFO that stores data received from a PS/2 device. The programming interface for the PS/2 port consists of two registers, as illustrated in Figure 33. The *PS2_Data* register is both readable and writable. When bit 15, *RVALID*, is 1, reading from this register provides the data at the head of the FIFO in the *Data* field, and the number of entries in the FIFO (including this read) in the *RAVAIL* field. When *RVALID* is 1, reading from the *PS2_Data* register decrements this field by 1. Writing to the *PS2_Data* register can be used to send a command in the *Data* field to the PS/2 device.

The *PS2_Control* register can be used to enable interrupts from the PS/2 port by setting the *RE* field to the value 1. When this field is set, then the PS/2 port generates an interrupt when *RAVAIL* > 0. While the interrupt is pending the field *RI* will be set to 1, and it can be cleared by emptying the PS/2 port FIFO. The *CE* field in the *PS2_Control* register is used to indicate that an error occurred when sending a command to a PS/2 device.




Figure 33. PS/2 port registers.

A fragment of C code that uses the PS/2 port is given in Figure 34. This code reads the content of the *Data* register, and saves data when it is available. If the code is used continually in a loop, then it stores the last three bytes of data

received from the PS/2 port in the variables *byte1*, *byte2*, and *byte3*. This code is included as part of a larger sample program called *Media* that is distributed with the Altera Monitor Program.

```

volatile int * PS2_ptr = (int *) 0xFF200100;           // PS/2 port address
int PS2_data, RVALID;
char byte1 = 0, byte2 = 0, byte3 = 0;
...
PS2_data = *(PS2_ptr);                               // read the Data register in the PS/2 port
RVALID = PS2_data & 0x8000;                          // extract the RVALID field
if (RVALID)
{
    /* save the last three bytes of data */
    byte1 = byte2;
    byte2 = byte3;
    byte3 = PS2_data & 0xFF;
}
...
    
```

Figure 34. An example of code that uses the PS/2 port.

4.5.1 PS/2 Port Dual

The DE1-SoC Computer includes a second PS/2 port that allows both a keyboard and mouse to be used at the same time. To use the dual port a Y-splitter cable must be used and the keyboard and mouse must be connected to the PS/2 connector on the DE1-SoC board through this cable. The PS/2 port dual has the same registers as the PS/2 port shown in Figure 34, except that the base address of its *PS2_Data* register is 0xFF200108 and the base address of its *PS2_Control* register is 0xFF20010C.

4.6 IrDA Infrared Serial Port

The IrDA port in the DE1-SoC Computer implements a UART that is connected to the infrared transmit/receive device on the DE1-SoC board. This UART is configured for 8-bit data, one stop bit, and no parity, and operates at a baud rate of 115,200. The serial port’s programming interface consists of two 32-bit registers, as illustrated in Figure 35. The register at address 0xFF201020 is referred to as the *Data* register, and the register at address 0xFF201024 is called the *Control* register.

Address	31	...	24	23	...	16	15	14	...	10	9	8	7	...	1	0	
0xFF201020	Unused		RAVAIL				RVALID		Unused		PE		DATA				Data register
0xFF201024	Unused		WSPACE				Unused		WI	RI			WE	RE			Control register

Figure 35. IrDA serial port UART registers.

When character data is received from the IrDA chip it is stored in a 256-character FIFO in the UART. As illustrated in Figure 35, the number of characters *RAVAIL* currently stored in this FIFO is provided in bits 23–16 of the *Data*

register. If the receive FIFO overflows, then additional data is lost. When the data that is present in the receive FIFO is available for reading, then the value of bit 15, *RVALID*, will be 1. Reading the character at the head of the FIFO, which is provided in bits 7–0, decrements the value of *RAVAIL* by one and returns this decremented value as part of the read operation. If no data is available to be read from the receive FIFO, then *RVALID* will be set to 0 and the data in bits 7–0 is undefined.

The UART also includes a 256-character FIFO that stores data waiting to be sent to the IrDA device. Character data is loaded into this register by performing a write to bits 7–0 of the *Data* register. Writing into this register has no effect on received data. The amount of space *WSPACE* currently available in the transmit FIFO is provided in bits 23–16 of the *Control* register, as indicated in Figure 35. If the transmit FIFO is full, then any additional characters written to the *Data* register will be lost.

The *RE* and *WE* bits in the *Control* register are used to enable Nios II processor interrupts associated with the receive and transmit FIFOs. When enabled, interrupts are generated when *RAVAIL* for the receive FIFO, or *WSPACE* for the transmit FIFO, exceeds 31. Pending interrupts are indicated in the *Control* register's *RI* and *WI* bits, and can be cleared by writing or reading data to/from the UART.

4.7 Analog-to-Digital Conversion Port

The Analog-to-Digital Conversion (ADC) Port provides access to the eight-channel, 12-bit analog-to-digital converter on the DE1-Soc board. As illustrated in Figure 36, the ADC port comprises eight 12-bit registers starting at the base address 0xFF204000. The first two registers have dual purposes, acting as both data and control registers. By default, the ADC port updates the A-to-D conversion results for all ports only when instructed to do so. Writing to the control register at address 0xFF204000 causes this update to occur. Reading from the register at address 0xFF204000 provides the conversion data for channel 0. Reading from the other seven registers provides the conversion data for the corresponding channels. It is also possible to have the ADC port continually request A-to-D conversion data for all channels. This is done by writing the value 1 to the control register at address 0xFF204004.

Address	31	...	12	11	...	0	
0xFF204000	Unused						Channel 0 / Update
0xFF204004	Unused						Channel 1 / Auto-update
0xFF204008	Unused						Channel 2
	... not shown						
0xFF20401C	Unused						Channel 7

Figure 36. ADC port registers.

Figure 37 shows the connector on the DE1-Soc board that is used with the ADC port. Analog signals in the range of 0 V to the V_{CC5} power-supply voltage can be connected to the pins for channels 0 to 7.




Figure 37. ADC connector.

4.8 Floating-point Hardware

The Nios II processor in the DE1-SoC Computer includes hardware support for floating-point addition, subtraction, multiplication, and division. To use this support in a C program, variables must be declared with the type *float*. A simple example of such code is given in Figure 38. When this code is compiled, it is necessary to pass the special argument `-mcustom-fpu-cfg=60-2` to the C compiler, to instruct it to use the floating-point hardware support.

5 Modifying the DE1-SoC Computer

It is possible to modify the DE1-SoC Computer by using Altera's Quartus II software and Qsys tool. Tutorials that introduce this software are provided in the University Program section of Altera's web site. To modify the system it is first necessary to make an editable copy of the DE1-SoC Computer. The files for this system are installed as part of the Monitor Program installation. Locate these files, copy them to a working directory, and then use the Quartus II and Qsys software to make any desired changes.

6 Making the System the Default Configuration

The DE1-SoC Computer can be loaded into the nonvolatile FPGA configuration memory on the DE1-SoC board, so that it becomes the default system whenever the board is powered on. Instructions for configuring the DE1-SoC board in this manner can be found in the tutorial *Introduction to the Quartus II Software*, which is available from Altera's University Program.

```

/*****
* This program demonstrates use of floating-point numbers in the DE1-SoC Computer
*
* It performs the following:
*   1. reads two FP numbers from the Terminal window
*   2. performs +, -, *, and / on the numbers, then prints results on Terminal window
*****/
int main(void)
{
    float x, y, add, sub, mult, div;

    while(1)
    {
        printf ("Enter FP values X Y:\n");
        scanf ("%f", &x);
        printf ("%f ", x); // echo the typed data to the Terminal window
        scanf ("%f", &y);
        printf ("%f\n", y); // echo the typed data to the Terminal window
        add = x + y;
        sub = x - y;
        mult = x * y;
        div = x / y;
        printf ("X + Y = %f\n", add);
        printf ("X - Y = %f\n", sub);
        printf ("X * Y = %f\n", mult);
        printf ("X / Y = %f\n", div);
    }
}

```

Figure 38. An example of code that uses floating-point variables.

7 Memory Layout

Table 2 summarizes the memory map used in the DE1-SoC Computer.

Base Address	End Address	I/O Peripheral
0x00000000	0x03FFFFFF	SDRAM
0x08000000	0x0803FFFF	FPGA On-chip Memory
0x09000000	0x09001FFF	FPGA On-chip Memory Character Buffer
0x40000000	0x7FFFFFFF	DDR3 Memory
0xFF200000	0xFF20000F	Red LEDs
0xFF200020	0xFF20002F	7-segment HEX3–HEX0 Displays
0xFF200030	0xFF20003F	7-segment HEX5–HEX4 Displays
0xFF200040	0xFF20004F	Slider Switches
0xFF200050	0xFF20005F	Pushbutton KEYS
0xFF200060	0xFF20006F	JP1 Expansion
0xFF200070	0xFF20007F	JP2 Expansion
0xFF200100	0xFF200107	PS/2
0xFF200108	0xFF20010F	PS/2 Dual
0xFF201000	0xFF201007	JTAG UART
0xFF201020	0xFF201027	Infrared (IrDA)
0xFF202000	0xFF20201F	Interval Timer
0xFF202020	0xFF20202F	Second Interval Timer
0xFF203000	0xFF20301F	Audio/video Configuration
0xFF203020	0xFF20302F	Pixel Buffer Control
0xFF203030	0xFF203037	Character Buffer Control
0xFF203040	0xFF20304F	Audio
0xFF203060	0xFF203070	Video-in
0xFF204000	0xFF20401F	ADC
0xFFC04000	0xFFC040FC	HPS I2C0

Table 2. Memory layout used in the DE1-SoC Computer.

8 Altera Monitor Program Integration

As we mentioned earlier, the DE1-SoC Computer system, and the sample programs described in this document, are made available as part of the Altera Monitor Program. Figures 39 to 42 show a series of windows that are used in the Monitor Program to create a new project. In the first screen, shown in Figure 39, the user specifies a file system folder where the project will be stored, gives the project a name, and specifies the type of processor that is being used. Pressing Next opens the window in Figure 40. Here, the user can select the DE1-SoC Computer as a pre-designed system. The Monitor Program then fills in the relevant information in the *System details* box, which includes the files called *Computer_System.sopcinfo* and *DE1_SoC_Computer.sof*. The first of these files specifies to the Monitor Program information about the components that are available in the DE1-SoC Computer, such as the type of processor and memory components, and the address map. The second file is an FPGA programming bitstream for the DE1-SoC Computer, which can be downloaded by the Monitor Program into the DE1-SoC board.




Figure 39. Specifying the project folder and project name.

Pressing **Next** again opens the window in Figure 41. Here the user selects the type of program that will be used, such as Assembly language, or C. Then, the check box shown in the figure can be used to display the list of sample programs for the DE1-SoC Computer that are described in this document. When a sample program is selected in this list, its source files, and other settings, can be copied into the project folder in subsequent screens of the Monitor Program.

Figure 42 gives the final screen that is used to create a new project in the Monitor Program. This screen shows the default addresses of compiler and linker sections that will be used for the assembly language or C program associated with the Monitor Program project. In the figure, the drop-down menu called *Linker Section Presets* has been set to **Exceptions**. With this setting the Monitor Program uses compiler and linker sections for the Nios II processor reset and exceptions code, and another section for the main program, called *.text*.




Figure 40. Specifying the DE1-SoC Computer system.

Copyright ©2015 Altera Corporation.



Figure 41. Selecting sample programs.




Figure 42. Setting offsets for .text and .data.