



Pin out and Description of TTL Chips

74LS00




quad 2 input NAND gate

74LS02




quad 2 input NOR gate

74LS03




quad 2 input NAND gate  
(open collector)

74LS04




hex inverters

74LS05




hex inverters  
(open collector)

74LS08




quad 2 input AND gate

74LS09




quad 2 input AND gate  
(open collector)

74LS10




triple 3 input NAND gate

74LS11




triple 3 input AND gate

74LS14




hex Schmitt trigger

74LS20




dual 4 input NAND gate

74LS21




dual 4 input AND gate

74LS27




Triple 3 input NOR gate

74LS30



8 input NAND gate

74LS32




quad 2 input OR gate

TRUTH TABLE


A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	$\bar{0}$	$\bar{1}$	$\bar{2}$	$\bar{3}$	$\bar{4}$	$\bar{5}$	$\bar{6}$	$\bar{7}$	$\bar{8}$	$\bar{9}$
L	L	L	L	L	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	H	L	H	H	H	H	H	H	H
L	L	H	H	H	H	H	L	H	H	H	H	H	H
L	H	L	L	H	H	H	H	L	H	H	H	H	H
L	H	L	H	H	H	H	H	H	L	H	H	H	H
L	H	H	L	H	H	H	H	H	H	L	H	H	H
L	H	H	H	H	H	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L
H	L	H	L	H	H	H	H	H	H	H	H	H	L
H	L	H	H	H	H	H	H	H	H	H	H	H	L
H	H	L	L	H	H	H	H	H	H	H	H	H	L
H	H	L	H	H	H	H	H	H	H	H	H	H	L
H	H	H	L	H	H	H	H	H	H	H	H	H	L
H	H	H	H	H	H	H	H	H	H	H	H	H	L

74LS42




BCD to decimal decoder

74LS74




dual D type flip flop

74LS86




Quad 2 input Exclusive OR

74LS107




Dual JK flip flop

74LS125



quad tri-state buffers

74LS153




Vcc = Pin 16  
GND = Pin 8

Dual 4 to 1 multiplexer

TRUTH TABLE

SELECT INPUTS		$\bar{E}$	INPUTS (a or b)				OUTPUT
S <sub>0</sub>	S <sub>1</sub>		I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	
X	X	H	X	X	X	X	L
L	L	L	L	X	X	X	L
L	L	L	H	X	X	X	H
H	L	L	X	L	X	X	L
H	L	L	X	H	X	X	H
L	H	L	X	X	L	X	L
L	H	L	X	X	H	X	H
H	H	L	X	X	X	L	L
H	H	L	X	X	X	H	H

### 74LS155



V<sub>CC</sub> = Pin 16  
GND = Pin 8


dual 2 of 4 decoder/multiplexer

### TRUTH TABLE

ADDRESS		ENABLE "a"		OUTPUT "a"				ENABLE "b"		OUTPUT "b"			
A <sub>0</sub>	A <sub>1</sub>	E <sub>a</sub>	$\bar{E}_a$	$\bar{0}$	$\bar{1}$	$\bar{2}$	$\bar{3}$	$\bar{E}_b$	$\bar{E}_b$	$\bar{0}$	$\bar{1}$	$\bar{2}$	$\bar{3}$
X	X	L	X	H	H	H	H	H	X	H	H	H	H
X	X	X	H	H	H	H	H	X	H	H	H	H	H
L	L	H	L	L	H	H	H	L	L	L	H	H	H
H	L	H	L	H	L	H	H	L	L	H	L	H	H
L	H	H	L	H	H	L	H	L	L	H	H	L	H
H	H	H	L	H	H	H	L	L	L	H	H	H	L

H = HIGH voltage level  
L = LOW voltage level  
X = Don't care.


### 74LS174



V<sub>CC</sub> = Pin 16  
GND = Pin 8

hex D type flip flop with reset


### 74LS175



V<sub>CC</sub> = Pin 16  
GND = Pin 8

quad D type flip flop with reset

### 74LS191



V<sub>CC</sub> = Pin 16  
GND = Pin 8

4 bit binary up/down counter

### TC AND RC TRUTH TABLE

INPUTS			TERMINAL COUNT STATE				OUTPUTS	
U/D	CE	CP	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	TC	RC
H	X	X	H	H	H	H	L	H
L	H	X	H	H	H	H	H	H
L	L	↓	H	H	H	H	H	↑
L	X	X	L	L	L	L	L	H
H	H	X	L	L	L	L	H	H
H	L	↓	L	L	L	L	H	↑

H = HIGH voltage level steady state  
L = LOW voltage level steady state  
↓ = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition  
X = Don't care  
↑ = LOW-to-HIGH clock transition  
↑ = LOW pulse


### MODE SELECT-FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS			
	MR	$\bar{P}L$	CP <sub>U</sub>	CP <sub>D</sub>	D <sub>0</sub> , D <sub>1</sub> , D <sub>2</sub> , D <sub>3</sub>	Q <sub>0</sub> , Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub>	$\bar{T}C_U$	$\bar{T}C_D$	
Reset (clear)	H	X	X	L	X X X X	L L L L	H	L	
	H	X	X	H	X X X X	L L L L	H	H	
Parallel load	L	L	X	L	L L L L	L L L L	H	L	
	L	L	X	H	L L L L	L L L L	H	H	
	L	L	L	X	H H H H	H H H H	L	H	
	L	L	H	X	H H H H	H H H H	H	H	
Count up	L	H	↑	H	X X X X	Count up	H(b)	H	
Count down	L	H	H	↑	X X X X	Count down	H	H(c)	

V<sub>CC</sub> = Pin 16  
GND = Pin 8

4 bit binary up/down counter

74LS195




V<sub>CC</sub> = Pin 16  
GND = Pin 8

4 bit parallel access shift register

MODE SELECT—FUNCTION TABLE

OPERATING MODES	INPUTS						OUTPUTS				
	$\overline{MR}$	CP	$\overline{PE}$	J	$\overline{K}$	D <sub>n</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	$\overline{Q}_3$
Asynchronous Reset	L	X	X	X	X	X	L	L	L	L	H
Shift, Set First Stage	H	↑	h	h	h	X	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$\overline{q}_2$
Shift, Reset First Stage	H	↑	h	l	l	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$\overline{q}_2$
Shift, Toggle First Stage	H	↑	h	h	l	X	$\overline{q}_0$	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$\overline{q}_2$
Shift, Retain First Stage	H	↑	h	l	h	X	q <sub>0</sub>	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$\overline{q}_2$
Parallel Load	H	↑	l	X	X	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>	$\overline{d}_3$

74LS253




V<sub>CC</sub> = Pin 16  
GND = Pin 8

dual tri-state 4-1 multiplexer

TRUTH TABLE

SELECT INPUTS		DATA INPUTS				OUTPUT ENABLE	OUTPUT
S <sub>0</sub>	S <sub>1</sub>	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	$\overline{OE}$	Y
X	X	X	X	X	X	H	(Z)
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
H	L	X	L	X	X	L	L
H	L	X	H	X	X	L	H
L	H	X	X	L	X	L	L
L	H	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

74LS283



V<sub>CC</sub> = Pin 16  
GND = Pin 8


4 bit adder

PINS	C <sub>IN</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	Σ <sub>1</sub>	Σ <sub>2</sub>	Σ <sub>3</sub>	Σ <sub>4</sub>	C <sub>OUT</sub>
Logic Levels	L	L	H	L	H	H	L	L	H	H	H	L	L	H
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

(10 + 9 = 19)

(carry + 5 + 6 = 1)

74LS367A



hex buffer 4 & 2 bit (tri-state)