

# Interfaces on the DE1-SoC board

---

All rights to this manual belong to the University of Toronto. Thanks go out to Mike (Mehrdad) Mehramiz for his help on developing this manual.

June 2016 Version 5.1

The following tutorials are meant to help the user become more familiar with the different interfaces on the Altera DE1-SoC board. We will be concentrating on the FPGA interfaces of the DE1-SoC.

The objective of each tutorial is to learn and understand how each interface works and using Verilog code to write drivers. We will use the MSO-X-3024A oscilloscope to verify and look at various signals associated with the interface.

The DE1-SoC board uses the following FPGA [Cyclone V 5CSEMA5F31C]. For more information on this FPGA, go to the following link;

<https://www.altera.com/products/fpga/cyclone-series/cyclone-v/overview.html>

There are 5 different interfaces on the DE1-SOC board [FPGA portion].

1. Composite Video Input – connects to a camcorder with composite video output
2. VGA Video Output – connector to a VGA monitor
3. PS2 Interface
4. Audio Interface – mic input , line input, speaker output
5. 40 pin general purpose ports – GPIO-0 (JP1), GPIO-1(JP2)

**Figure 1** shows where all the interfaces are located.




Figure 1-Description and location of interfaces.

Let us examine each of the interfaces individually.

### Composite Video Interface

The chip used on the DE1-SoC board is an Analog Devices ADV7180. For a description of this interface follow the link below;

<http://www-ug.eecg.utoronto.ca/desi/manuals/ADV7180.pdf>

**Figure 2** is a block diagram of how the interface is connected to the FPGA on the DE1-SoC board. Video is collected from a composite video source such a camcorder with a composite video RCA jack output.




Figure 2-block diagram of the DE1-SoC FPGA to video Decoder

Table 1 is the pin assignments

Signal Name	FPGA Pin No.	Description
TD_Data[0]	Pin_D2	TV Decoder Data[0]
TD_Data[1]	Pin_B1	TV Decoder Data[1]
TD_Data[2]	Pin_E2	TV Decoder Data[2]
TD_Data[3]	Pin_B2	TV Decoder Data[3]
TD_Data[4]	Pin_P1	TV Decoder Data[4]
TD_Data[5]	Pin_E1	TV Decoder Data[5]
TD_Data[6]	Pin_C2	TV Decoder Data[6]
TD_Data[7]	Pin_B3	TV Decoder Data[7]
TD_HS	Pin_A5	TV Decoder H_SYNC
TD_VS	Pin_A3	TV Decoder V_SYNC
TD_CLK27	Pin_H15	TV Decoder Clock Input
TD_RESET	Pin_F6	TV Decoder Reset
TD_SClk	Pin_J12	I2C Clock
TD_SDAT	Pin_K12	I2C Data


Table 1- pin assignments on DE1-SoC FPGA

- [TV Decoder Data (7:0)]- 8 bits of video data are connected from the video chip to the FPGA. Pins are assigned according to **table 1**.
- [TV Decoder H\_SYNC] -Horizontal sync pulse which is generated by the ADV7180 video decoder chip. Pin is assigned according to **table 1**.
- [TV Decoder V\_SYNC]- Vertical sync pulse which is generated by the ADV7180 video decoder chip. Pin is assigned according to **table 1**.

- [TV Decoder Clock input]- This is a 27 MHz clock which is generated by the ADV7180 video chip. In order to enable the clock the TD\_RESET pin must be asserted to an active high logic level.
- I2C Data- This is a bi-directional serial data bus pin to program the internal serial register of the ADV7180 video decoder. More detailed information about the I2C serial protocol will be given later in this tutorial.
- I2C Clock- This is the serial clock pin that is used to clock the serial data. The frequency that must be generated is typically below 400 KHz. More detailed information about the I2C serial protocol will be given later in this tutorial.

## Background Video Decoding signals.

As described above the ADV7180 video decoder generates 3 pulse signals, the **Clock** pulse, the **horizontal** sync pulse and the **vertical** sync pulse. **Figure 3** shows multiple vertical sync pulses. Note that there are many horizontal pulses and pixel pulses between each vertical pulse.



**Figure 3-video decoder output signals (vertical, horizontal and clock pulses)**

**Figure 4** shows a single vertical pulse several horizontal pulses and many single pixel pulses.




Figure 4-zoomed in view horizontal pulses

Figure 5 shows the beginning of a video decoder frame





Figure 5-zoomed in view pixels pulses

The 8 bits of pixel data found at the bottom of **figure 5** represents the pixel colour value being sent by the video source, in this case it is a camcorder.

A frame represents one picture of video. **Figure 6** shows a pictorial view of a frame, which is "X" number video bits per horizontal row by "Y" number of vertical rows.



**Figure 6- block view of a video frame**

As an example say each horizontal row has **640** pixels and there are **480** vertical rows. This means the frame size is **640 X 480 = 307200**. This is important to know because it tells you how much memory is needed to save one frame of video data. So in this case we would need ~ 307k x8 or 307K bytes. The 8 represents the 8 bits of colour data per pixel.


## **NTSC- National Television System committee**

The format in which video is received by the ADV7180 decoder is NTSC. This standard was originally established by the FCC (Federal communications council) in 1940. The format has gone through many changes over the years. For more information go to the following link:

<http://en.wikipedia.org/wiki/NTSC>

This format is slowly being phased out in place of the more common Digital Video format. However the DE1-SoC still uses the NTSC format. The key features of the format are as follows:

- The clock frequency is 27MHz.
- The cycle frequency is 60 Hertz.
- Video is sent interlaced. This means two frame cycles are required to capture a full video display, where the first frame are all the odd horizontal lines and the second frame are all the even lines. This then get repeated. See **figure 7** below.



**Figure 7- interlacing frames**

## I2C- Inter-Integrated Circuit

This is a very common serial protocol that is used in industry to serially program internal registers. The DE1-SOC board has two devices that use this protocol, the video decoder chip ADV7180 and the audio CODEC chip WM8731. The serial bus is shared by both chips but each chip has its own command select address. **Table 2** shows the command addresses and their function.

Command address	chip	function
HEX 0X40	Video chip ADV7180	Write data to the internal video registers
HEX 0X41	Video chip ADV7180	Read data from the internal video registers
HEX 0X34	Audio chip WM8731	Write data to the internal audio registers
HEX 0X35	Audio chip WM8731	Read data from the internal audio register

**Table 2 address value for command read and write**

**Figure 8** shows how the bus is connected pictorially. The serial clocks and serial data lines are connected to the FPGA I/O pin at the location specified in **table 1** column 2. The serial clock and serial data will have to be generated using Verilog code. The FPGA is generating the clock and data signals, so they are called the master device. The video encoder and the audio CODEC are called the slave devices. This is because they are receiving the serial data and serial clock signals.




Figure 8-interface of I2C devices

The timing diagram for the serial data and serial clock lines must look like **figure 9**. The timing is very specific otherwise the values will not get loaded properly to the slave device. At the end of the transfer the slave device sends an Acknowledge pulse to indicate that it properly received the serial data.




Figure 9- timing for serial data and clock

- **Start**- represents the beginning of serial load cycle. The data line goes from a high to a low transition and then shortly after the clock line goes from a high to a low transition.
- **Setup**- represents the period that the data bits become valid.
- **Load** – The serial clock goes from a low transition to a high transition. At that time the data value on the data bus is accepted by the internal data register of the slave device. This continues on until the last bit is loaded into the internal register.
- After all the data bits have been clocked into the slave device it sends an acknowledge pulse.
- **Stop**- This indicates the end of the load. The clock goes high first and the cycle after that the data line goes high. Once this is complete another load can occur using the same procedure just described above.

**Figure 10** shows an example of a single load to the video encoder (ADV7180) chip on the DE1-SoC board.





Figure 10 – single serial load I2C protocol

As you can see each load consists of a command, address, and data.

- **Command** serves two purposes. It acts as the identifier for the serial device that will be loaded. It also tells the device if it will read or write a value to or from the chip. In this case **40** indicate a **write** to the **video encoder** chip. ( see **table 2** for explanation of command values)
- **Address** serves as the location where the data will be loaded.
- **Data** is the value that will be written into that address location.
- **Acknowledge** is the bit that the slave device sends back to the master device to indicate all 8 bits were sent properly.

**Figure 11** shows multiple cycles. In this case we see that three write commands have been sent to the video encoder [address 15, data 00], [address 17, data 41], [address 3A].



**Figure 11- multiple loads of I2C protocol**

## **Tutorial 1 –Investigating and developing code for I2C on Video decoder.**

The Verilog code will be written and compiled using Quartus and the result will be displayed using the Agilent MSO-X-3024A.

Please note that in order to do the following tutorial you will have to have knowledge of the following;

- Altera CAD package Quartus. We are using version 15.
- Verilog programming language. If you are not familiar with Verilog go to the following link for tutorials and example;

<http://www-ug.eecg.utoronto.ca/desl>

**Select** NIOS II (DE2/DE1)>reference>Verilog

- Operation of the MSO-X-30024A. For reference on how to use this scope follow the link below, which has both an explanation and tutorial on how to use it;

<http://www-ug.eecg.utoronto.ca/desl>

**Select** Equipment>scopes>Instructions and Tutorials [under MSO-X-3024A]

**Table 3** identifies the signals on the video decoder ADV7180 that will be needed for this tutorial.

TD_CLK27	Pin_H15	TD_Decoder Clock Input
TD_Reset	Pin_F6	TD_Decoder Reset
I2C_SCLK	Pin_J12	I2C Clock
I2C_Data	Pin_K12	I2C_Data

**Table 3- pin assignments to generate 40 KHz clock**

## Part 1- The following tasks will need to be accomplished.

- 1) Enable the 27 MHz Clock. (**TD\_CLK27**). In order for this to happen we need to assert a logic level high to the (TD\_RESET) input pin. We can use one of the switches on the DE1-SOC board for this purpose.
- 2) Write Verilog code, to divide the 27 MHz clock so we get a clock frequency that is compatible with the SCLK. Page 10[table2] of the ADV7180 data sheet (the link can be found on page 2 of the manual), says that the Max frequency for the SCLK is 400 KHz. For the purpose of this tutorial we will reduce the frequency to 40 KHz.
- 3) Finally display the 40 KHz clock on the MSO-X-3024A scope for verification. This will be done by routing the 40 KHz clock signal to the output of one of the 40 pin GPIO headers.

Down load the following Verilog code found at this location;

<http://www-ug.eecg.utoronto.ca/desl>

**Select-** DE1-SoC>DESL Online Tutorials>clock.generator.v

The pin assignments can be found at the same web location;

**Select-** DE1-SoC>DESL Online Tutorials>clock\_generator.qsf

Create a new project called **clock\_generator** using the **new project wizard** in Quartus (version 13 or greater). Once the Verilog code has been compiled and downloaded to the DE1-SoC board, connect the digital leads of the MSO-X-3024A as in **figure 12**.





Figure 12 - connecting digital leads to GPIO 0 on DE1-SOC board.

**Table 4** describes how the digital leads on the MSO-X-3024A should be connected to the 40 pin header JP1 (GPIO-0) on the DE1-SOC board.

Name of pin Verilog	Pin location JP1(GPIO-0)	description
Clock_en	GPIO-1 pin 0	Enables 27 MHz clock
Clk_27	GPIO-1 pin 1	27 MHz clock
SCLK	GPIO-1 pin 2	40 KHz clock

Table 4- pin assignments on GPIO-1

Make sure to put switch 0 in the up position. This will enable the 27MHz clock which then will generate the resulting 40 KHz clock generated by the Verilog code.

- Press **Trigger**.
- Set **SCLK** as trigger source.
- Set **slope** to rising edge (low to high transition).
- Set **delay** is 0.0s
- Set **frequency** to 5.000u/s.
- Press the **Single** button in the run control area of the MSO-X-3024A.
- Press **cursors**
- Using **X1** and X2 measure the delta frequency of the **SCLK** signal. It should be 40.000 KHz.

The resulting trigger captured on the MSO-X-3024A should look like **figure 13**.





Figure 13 - using cursors X1 & X2 to evaluate delta clock frequency

- Press the **zoom** button in the horizontal section of the MSO-X-3024A.
- Set the **delay** to 200 ns

The result will look like **figure 14**. Note that the 40 KHz clock is just multiple divides of the 27 MHz clock.



**Figure 14 - magnified view of 40 KHz clock generation**

Now we have generated the SCLK signal and also used the MSO-X-3024A to verify that the frequency is correct. This concludes part 1.

## **Part 2- Create registers to store the 8 bit command, 8 bit address and 8 bit data.**


The following tasks will have to be done;

1. Create an 8 bit register to store HEX data values. There will be three registers one for command, one for address and one for data.
2. Using switches on the DE1-SoC board to generate and select the HEX data values.

- Using the HEX displays on the DE1-SoC board to give a visual display of what data is stored in the registers created in step 1

Before writing the Verilog code we need to make a few observations;

- The command value will never change. It will always be HEX 40 for the video decoder. See **table 2**.
- We will use 4 switches to write a single HEX value (4 bits)
- We will use 3 switches to select and enable the location where the HEX value will go. See **figure 15** and **table 5** for further explanation.



**Figure 15 –Truth table for HEX decoder**

SW9 up equals enable down disabled	SW8	SW7	SW6 down to SW3	HEX register enabled and displayed
Up	Down	Down	HEX value	HEX0
Up	Down	up	HEX value	HEX1
Up	Up	Down	HEX value	HEX2
Up	Up	Up	HEX value	HEX3
Down	Does not matter	Does not matter	N/A	none

**Table 5 –Switch decoder settings for HEX displays and registers**

With this information we can now write the Verilog code.

Down load the following Verilog code found at this location;


<http://www-ug.eecg.utoronto.ca/desl>

**Select-** DE1-SoC>DESL Online Tutorials>HEX\_decoder.v

For pin assignments **Select-** DE1-SoC>DESL Online Tutorials >HEX\_decoder.qsf

Create a new project called **HEX\_decoder** using the **new project wizard** in Quartus. Compile the Verilog code and downloaded it to the DE1-SOC board.

**Figure 16** shows an example of what the output looks like. Note HEX5 and HEX4 are fixed to 40. The rest HEX3 down to HEX0 can have their HEX values changed and stored according to the switch settings SW9 down to SW7. SW0 is used as a circuit enable.



**Figure 16 – HEX data values displayed on DE1-SoC board**

This concludes part 2.

## Part 3 - we will generate the SCLK and SDATA signals so we can serially shift clocked data into the video decoder.

The key points for part 3 are as follows;

1. Generate a start pulse
2. Generate an 8 bit value for command, address and data.
3. Generate SCLK pulses.
4. Continue until data is sent
5. Wait for acknowledge from video decoder
6. Once command address and data have been sent generate stop pulse.

Figure 17 give us a pictorial description of the points just mentioned.




Figure 17 – block diagram of serial I2C data transfer

Now that we have all of the information we can write the Verilog code.

Down load the following Verilog code found at this location;

<http://www-ug.eecg.utoronto.ca/desl>

**Select**-DE1-SoC>DESL Online Tutorials>sdata\_sclk.zip. Unzip the files in a new directory.

This contains three Verilog files (**HEX\_decoder.v** , **clock\_generator.v** and **sdata\_sclk.v**) and the pin assignment file (**sdata.sclk.qsf**).


Create a new project using the **new project wizard** in Quartus. Use **sdata\_sclk** as the project name. Once the Verilog code has been compiled, downloaded it to the DE1-SOC board,

We will use the MS0-X-3024A to check that the serial data (command, address and data) are being transferred correctly.

## Connect analog probe from MSO-X-3024A to DE1-SOC GPIO-0 40 pin header.

Get 2 **probe pin leads** found in a plastic bag inside the pouch at the top of the MSO-X-3024A.

Connect one to the ground alligator clip and the other to the analog probe. See **figure 18**;



**Figure 18 – description of how to connect probe pin leads to analog probe**

Connect the digital leads from the MSO-X-3024A to the GPIO-0 40 pin header. Use column 3 and 4 in **table 6** and **figure 19** as reference. Connect ground pins (black lead) to pins 12 and 30 on 40 pin header as shown on **figure 19**.

Now connect analog probe as described in **Table 6** at the bottom. Also use **figure 19** as a further reference.

Name of GPIO-0 pin	Location on FPGA	Location on GPIO-0 40 pin header	Probe or Digital lead connection on MSO
GPIO[0]	AC18	1 (IO A0)	Digital Lead 0
GPIO[1]	Y17	2 (IO A1)	Digital Lead 1
GPIO[2]	AD17	3 (IO A2)	Digital Lead 2
GPIO[3]	Y18	4 (IO A3)	Digital Lead 3
GPIO[4]	AK18	5 (IO A4)	Digital Lead 4
GPIO[35]	AJ21	40 (IO A35)	Analog Probe 1

**Table 6- pin assignments for GPIO 0 Tutorial 1 part 3**





Figure 19 – digital and analog connections to GPIO 0 header


- Press **label** and Label the **D0**, **D1** and **D4** digital leads as in **table 7** below

Digital lead default name	Rename label
D0	GO
D1	CLK_27
D2	SCLK
D3	SDA
D4	CLOCK

**Table 7- Renamed digital leads.**

- Press **Trigger**
- Set trigger type to **serial 1(I2C)**
- Press **Serial**
- Press **Signals**
- Change **SCL** to **D2**
- Change **SDA** to **D3**
- Press **back**
- Press **Addr Size**
- Change to **8 bit**
- Press **Trigger**
- Change **Trigger on:** to **Start Condition.**
- Press **Digital**
- Set **scale** size to large.
- Set delay from trigger point to **1.500** m/s.
- Set **frequency** to **500.0** u/s.
- Make sure **switch 1** is in the down position and **switch 0** is in the up position.
- **Switch 0** is the clock enable for the 27 MHz clock.
- **Switch 1** is **GO (D0)**.
- Press **Single** in the run section of the MSO-X-3024A.
- Toggle **switch 1** from down to up position.

The result should look like **figure 20**.



**Figure 20 – label location delay trigger and frequency setting**

From part 2 (HEX decoder) Switches 9 down to 3 are used to select and set the value to be transferred. Set the value to be serial shifted as shown in **table 8**.

Register names	HEX Value	Description
Command	40	This is the <b>write</b> value as described on Page 62 ADV7180 data sheet
Address	8F	Address location that we want to change data value
Data	00	HEX data value that we want to write to the address


**Table 8 Value to be transferred (LLC frequency control)**

**Page 86** of the **ADV7180** data sheet gives a description of the address value and the different data option available. This address location HEX **8F** controls the frequency of the LLC1 pin (This is the 27 MHz clock pin). By changing the values of bits 6-4 we can change the frequency of the LLC between 13.5 MHz to 27. 0 MHz and vice versa. If the data value is HEX 05 then the LLC output pin will be 13.5 MHz. If the value is HEX 00 then the output is 27 MHz. This happens to be the default value at reset.

- Make sure **switch 1** is up and **switch 2** is down.
- Press **digital** button and deselect digital channel **D0** and **D1**.
- Move **D2** (SCL1) , **D3** (SDA1) and **D4** (CLOCK) down on the scope. See **figure 21**.
- Connect analog probe to 1 input on the MSO-X-3024A.
- Select analog probe **1** (Yellow channel) and move it up to the top of the scope. See **figure 21**.
- Press Label and rename analog probe 1 **analog\_27**.

- Set the voltage level for analog channel 1 to **5.00 V**.
- Set **delay** to **1.630 m/s**.
- Set **frequency** to **500.0 u/s**.
- Press **Single** on run section of MSO-X-3024A.
- Toggle **switch 2** (GO) from a down to up position.

The result should look like **figure 21**. **Analog\_27** represents the 27 MHz clock. By zooming in and using the cursors you can measure the frequency to verify if this is true or not. This is optional.




**Figure 21 – add analog probe 1 input and remove D0 and D1**

Change the data value from HEX 00 to HEX 50 using switch 9 down to 3. With this data value change the LLC frequency will change from 27 MHz to 13.5 MHz. To verify this we will use the MSO-X-3024A to not only see this but verify it as well.

- Change the **delay** to **3.320 m/s**.
- Change the **frequency** to **500 u/s**.
- Make sure **switch 2** is in the down position.
- Press the **single** button in the run section.
- Toggle the **GO** (switch2) from a low to high position.

This should trigger a new event. The result should look like **figure 22**.

Note that at the point where the data value HEX 50 happens the frequency changes.



**Figure 22 – clk\_27 frequency changed from 27 MHz to 13.5 MHz**

Also note that the serial transfer rate changed too. See **Figure 22**. The SCL1 and SDA1 signals are slower because the CLOCK frequency has been divided in half.

Now we can verify that the clock rate has changed by using the cursors (**X1** and **X2**) and measuring the delta value. Before making the measurement;

- Change the delay value to **5.310** m/s
- Change horizontal frequency to 50.00 u/s
- Make sure **switch 2** is in the down position.
- Press the **single** button
- Toggling **Go (switch2)** from a low to high position.
- Press **cursors**.
- Using **X1** and **X2** measure the delta time of **D4 CLOCK**.

The result should be that the delta value is **20.000 KHZ**. See **figure 23**.



Figure 23 – using cursors to check delta frequency

Previously it was 40 KHz.

Now change the data value from HEX 50 to HEX 00 using switch 9 down to 3.

- Make sure **switch 2** is in the down position.
- Change **horizontal** frequency 500 u/s
- Change **Delay** to 3.320 m/s.
- Press the **single** button.
- Toggling **Go (switch2)** from a low to high position.

The result should be as in **figure 24**




Figure 24 – change back to default frequency 13.5 MHz to 27 MHz

- Change **Delay** to **2.628** m/s.
- Change **Frequency** to **20 .0** u/s.
- Make sure **switch 2** is in the down position.
- Press the **single** button.
- Toggling **Go (switch2)** from a low to high position.
- Press **cursors**.
- Using **X1** and **X2** measure the delta time of **D4 CLOCK**.

The result should be the delta value is **40.000 KHZ**. See **figure 25**.




Figure 25 – checking delta Frequency for default CLK\_27 output


This concludes tutorial 1. You should now be familiar with how I2C serial protocol works and also how to verify if the transfer properly occurred with the aid of a logic analyser.

## Capturing video from a composite camcorder.

Earlier we described the manner in which video is transmitted. Using that principal our next step is to write Verilog code to capture a video frame and store the data on the DE1-SOC board. For this tutorial we will use the internal on chip SRAM. The maximum size of on chip internal SRAM is 1,400 Kbyte. This will reduced depending on the size of your design.

If we go back to the definition of a frame, it is “X” number of colour data pixels per row time “Y” number of rows [XxY = frame]. There are two possible ways that we can store the pixel data in memory.


**Method 1-** is known as substitution. Here as you write data from memory to the monitor and then update that location with a new value from the video source. The advantage to this method is you only need enough memory to cover 1 frame. See **figure26**.



On active low clock cycle update memory with new video data  
 On active high clock cycle send memory value to monitor pixel location

**Figure 26 – block diagram of Substitution method**

**Method 2-** is known as split memory. Here the memory is split into two equal halves. One half is used to update a pixel frame from the video source while the other half is used to display video pixel data to the monitor. At the end of the frame update the roles are reversed. See **figure 27** for further explanation. You need at least two times the frame memory size for this method to work.



**Figure 27 – block diagram of split memory**

## Tutorial 2-Capturing video data from camcorder.

For the purpose of this tutorial we will use method 1 the substitution method. Each transfer will store 8 bits of pixel data. The colour format will be 4:2:2 RGB (4 Red, 2 Green and 2 Blue). This is the default mode for the video decoder (ADV7180).

The video decoder chip (ADV7180) generates 4 signals;

1. Video data (8 bits)
2. Clock ( 27 MHz enabled if RESET is active high)
3. Hsync- video in horizontal sync
4. Vsync- video in vertical sync

Figure 28 shows an example of what the signals look like.




Figure 28 Video in signals from camera source

Our objective is to use these signals to capture a video frame and store them in memory. We will make the frame size **624X420**. Each pixel is **8** bits. If we recall from earlier video data from a camcorder is sent interlaced, odd video line in one frame and even video line in the second frame. So we require two frames to make a full frame to be displayed to a monitor.  $2X (624X210X8)$ .

Now we can make the following observations.

1. With each 27 MHz clock pulse an 8 bit video pixel will be stored into SRAM memory.
2. Hsync will represent each line of video data. So each line is 624 X8 that means we need 4992 memory location per horizontal line.
3. Vsync represents the number of lines (rows) for each frame. From above there will be 210 rows per frame  $4992X210 = 1,048,320$  (~1 Mbit)
4. So to do one full frame requires 2 Mbits. This is within the memory capacity of the on chip memory SRAM on the DE1-SOC board.

Now that we have this information we can use Verilog to create the address and data counter to capture video pixels from a camcorder and store it in the DE1-SOC on chip SRAM memory. The following counters, latches and enables will need to be created;

- Address counter for the odd and even frames
- Create on chip SRAM memory chip (2Meg) . The ideal SRAM configuration is 16 address lines X 32 data bits which gives us  $2^{16}X32= 2$  Mbits of memory.

- Video line counter for each line (horizontal)
- Video row counter to keep track of each row (vertical)
- Data latches for pixel data both for odd data lines and even data lines.

A working example of what the verilog code should look like can be found at the following link;

<http://www-ug.eecg.utoronto.ca/desl>

Select -DESL Online Tutorials>Tutorial2.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **camera**. Compile the project. Open the Verilog file called **camera**. Scroll to the bottom of the file and you should see the follow code. See **figure 29**.

```

210 ////////////////////////////////////////////////////
211 /// logic analyser test bit locations ///
212 /// on GPIO JP0 40 in header      ///
213 ////////////////////////////////////////////////////
214
215
216     assign gpio[0] = vid_ldl;
217     assign gpio[1] = vid_ldh;
218     assign gpio[2] = vid_udl;
219     assign gpio[3] = vid_udh;
220     assign gpio[4] = frame;
221     assign gpio[5] = vert;
222     assign gpio[6] = horiz;
223     assign gpio[7] = vid_hs;
224
225     assign gpio[15:8] = address_cam[7:0];
226

```

**Figure 29 test pins connected to GPIO 0 (JP0)**

As in the previous tutorial we will be using the GPIO-0 40 pin header to look at signals from the FPGA and display them on the Agilent MSO-X-3024A analyser.

Open up the assignment editor. If you scroll down you will see the following pin assignments as seen in **figure 30**.

	tatu	From	To	Assignment Name	Value	Enabled
1	✓		gpio[15]	Location	PIN_AG17	Yes
2	✓		gpio[14]	Location	PIN_AF16	Yes
3	✓		gpio[13]	Location	PIN_AE16	Yes
4	✓		gpio[12]	Location	PIN_AG16	Yes
5	✓		gpio[11]	Location	PIN_AH17	Yes
6	✓		gpio[10]	Location	PIN_AH18	Yes
7	✓		gpio[9]	Location	PIN_AJ16	Yes
8	✓		gpio[8]	Location	PIN_AJ17	Yes
9	✓		gpio[7]	Location	PIN_AJ19	Yes
10	✓		gpio[6]	Location	PIN_AK19	Yes
11	✓		gpio[5]	Location	PIN_AK18	Yes
12	✓		gpio[4]	Location	PIN_AK16	Yes
13	✓		gpio[3]	Location	PIN_Y18	Yes
14	✓		gpio[2]	Location	PIN_AD17	Yes
15	✓		gpio[1]	Location	PIN_Y17	Yes
16	✓		gpio[0]	Location	PIN_AC18	Yes




Figure 30 Pin assignments GPIO Port JP0


If we use the information from **figure 29** and **figure 30** we get the result in **table 10**

Name of GPIO 0 pin	Location on FPGA	Name Assigned to the location from Camera.v project	Probe or Digital lead connection on MSO
GPIO[0]	AC18	VID_LDL	Digital Lead 0
GPIO[1]	Y17	VID_LDH	Digital Lead 1
GPIO[2]	AD17	VID_UDL	Digital Lead 2
GPIO[3]	Y18	VID_UDH	Digital Lead 3
GPIO[4]	AK16	FRAME	Digital Lead 4
GPIO[5]	AK18	VERT	Digital Lead 5
GPIO[6]	AK19	HORIZ	Digital Lead 6
GPIO[7]	AJ19	VID_HS	Digital Lead 7
GPIO[8]	AJ17	Address[0]	Digital Lead 8

GPIO[9]	AJ16	Address[1]	Digital Lead 9
GPIO[10]	AH18	Address[2]	Digital Lead 10
GPIO[11]	AH17	Address[3]	Digital Lead 11
GPIO[12]	AG16	Address[4]	Digital Lead 12
GPIO[13]	AE16	Address[5]	Digital Lead 13
GPIO[14]	AF16	Address[6]	Digital Lead 14
GPIO[15]	AG17	Address[7]	Digital Lead 15

**Table 9 connections from the DE1-SOC GPIO header to the Agilent 3000 logic analyzer**

The assignments in column 3 of **table 10** are the ones we will be examining with the logic analyzer. Before we can do this we will have to connect the MSO-X-3024A digital logic pins to the DE1-SOC board. Using columns 1 and 4 of **table 9** connect the digital logic pins to the GPIO-0 40 pin header. The result should look like **figure 31**.




**Figure 31 connecting digital logic probe pins from analyzer to DE1-SOC 40 pin header GPIO-0**

Now power up the DE1-SOC board and download camera.sof which should have been created when the project was compiled.

**Switch 0** and **switch 1** on the DE1-SOC board must be set in the up position. The rest of the switches must be in the down position. See **figure 32**.

Connect a camcorder with a composite video output to the composite video input on the DE1-SOC board. See **figure 32**.



**Figure 32 switch setting DE1-SOC board Tutorial 2**

Next we need to set up the logic analyzer.

- Press **Default Setting** on logic analyzer.
- Press **Digital**.
- Turn **D15-D8** off and Turn **D7-D0** on.
- Press **Label**.
- Label D0 to D7 as in **table 10**

Digital lead default name	Rename label
D0	VID_LDL
D1	VID_LDH
D2	VID_UDL
D3	VID_UDH
D4	FRAME
D5	VERT
D6	HORIZ

D7	VID_HS
----	--------

**Table 10 -label digital logic pin on analyzer**

- The result should look like the “New label names” in **figure 33**.
- Press **Digital**.
- Press **Bus** and enable Bus 1.
- Select Channel D8 to D15 and add to Bus 1.
- Press **Label** and rename Bus 1 to **address**.
- Set delay to **0.0s**. See **figure 33**.
- Set **horizontal** frequency to **5.000 m/s**. See **figure 33**.
- Press **Digital**.
- Set **scale** to medium. See **figure 33**.



**Figure 33 -newly set up setting for labels, delay and frequency**

- Press **Trigger**.
- Set **mode** to Edge trigger
- Set **source** to VERT
- Set **slope** to rising edge
- Press **Single**.

The result should look like **figure 34**




Figure 34- trigger result tutorial 2 multiple

Go back to Quartus and scroll to line 74 of the camera.v Verilog code. See **Figure 35**

```

74 wire vid_ldl = (frame & !timer2[0] & !vid_address_low[1] & !vid_address_low[0] & clk_27 ) ? 1'b1 : 1'b0; // low byte odd address
75 wire vid_ldh = (frame & !timer2[0] & vid_address_low[1] & !vid_address_low[0] & clk_27 ) ? 1'b1 : 1'b0; // high byte odd address
76 wire vid_udl = (frame & timer2[0] & !vid_address_low[1] & !vid_address_low[0] & clk_27 ) ? 1'b1 : 1'b0; // low byte even address
77 wire vid_udh = (frame & timer2[0] & vid_address_low[1] & !vid_address_low[0] & clk_27 ) ? 1'b1 : 1'b0; // high byte even address
78
79 wire vert = ( ( timer1 > 30 & timer1 <= 240 ) ) ? 1'b1 : 1'b0; // adjust vertical sync
80 wire horiz = ( ( horizontal > 300 & horizontal <= 1548 ) ) ? 1'b1 : 1'b0; // adjust horizontal sync
81 wire frame = ( horiz & vert ) ? 1'b1 : 1'b0 ; // address range enable

```

Figure 35 timing Verilog code video in

- From line 79 (figure 35) **vert** represents the vertical time pulse for each frame. When there is an active low to active high transition that is the beginning of a new frame **Note** that we made an adjustment as to when we start saving vertical data. We are waiting till **30** vertical lines have been counted before starting to save data. Then we stop when we have reached **240** lines. So in total we are saving **210** vertical lines of video data (240-30= 210).
- From line 80(figure 35) **horiz** represents the number of video bytes per line (horizontal line). Here we are waiting till 300 data pixels have been counted before we start saving to memory.

Once the counter has reached 1548 it will stop saving to memory. So we are storing 1248 bytes per line (1548-300=1248). **Note** video pixel data is sent as 16 bits by the video in chip.(More will be explained about this later).Since we are only storing 8 bits we will have to divide 1248 by 2 which is 624 bytes per line.

- From line 81 (figure 35) **frame** represents 1 frame of video data. So in this case 624 horizontal bytes times 210 vertical lines. (624 X 210= 131040)
- From line 74 and 75 (figure 35) **vid\_ldl** and **vid\_ldh** are enables for storing odd lines to on chip memory locations. If you scroll to line 166 you will see how address is set to **vid\_address\_low** which starts at memory location 0 and updates values of **video\_in** to **data\_caml[7:0]** or **data\_caml[8-15]** depending on whether **vid\_ldl** or **vid\_ldh** are active low. See **figure 36** for verification of the above.
- From line 76 and 77 (figure35) **vid\_udl** and **vid\_udh** are enables for storing even lines to on chip memory locations. If you scroll to line 188 you will see how address is set to **vid\_address\_low** which starts at memory location 0 and updates values of **video\_in** to **data\_camh[0-7]** or **data\_camh[8-15]** depending on whether **vid\_udl** or **vid\_udh** are active low. See **figure 36** for verification of the above.

```

164 // odd bytes memory frame load    ///
165 /////////////////////////////////////////////////////
166     if ( vid_ldl )
167
168         begin
169             address_cam <= vid_address_low[17:2]; // low byte
170             data_caml[7:0] <= video_in;
171         end
172
173     else
174
175         if ( vid_ldh )
176
177             begin
178                 address_cam <= vid_address_low[17:2]; // high byte
179                 data_caml[15:8] <= video_in;
180             end
181
182         else
183
184             /////////////////////////////////////////////////////
185             // even bytes memory frame load    ///
186             /////////////////////////////////////////////////////
187
188             if ( vid_udl )
189
190                 begin
191                     address_cam <= vid_address_low[17:2]; // low byte
192                     data_camh[7:0] <= video_in;
193                 end
194
195             else
196
197                 if ( vid_udh )
198
199                     begin
200                         address_cam <= vid_address_low[17:2]; // high byte
201                         data_camh[15:8] <= video_in;
202                     end
203
204
205
206     end

```

Figure 36 video data update to memory upper and lower memory

Figure 37 gives a zoomed view of how each single cycle looks like. A few key observations can be made.



Figure 37- zoom view interlace

- The **address** counter increments only after every two data latches (high byte and low byte) to store two 8 bit video values to the 16 bit memory register. This keeps in line with what we mentioned earlier that each video in bit is 8 bits but there are 16 bits of memory per address location.


This concludes this tutorial. You should now be familiar on how to create counters and enables to stored video data from a camcorder and store them in memory. The next tutorial will focus on retrieving that data from memory and making sure it is synced correctly.

## VGA interface

The DE1-SOC board uses an Analog Devices ADV7123 triple 10 bit high speed video DAC (Digital to Analog Converter). The resulting conversion generates red green and blue analog values which are sent to a 15 pin D-SUB connector. For more information on the chip follow the link;

<http://www-ug.eecg.utoronto.ca/desi/manuals/ADV7123.pdf>

A block diagram of how it is connected can be found in **figure 38**.



**Figure 38-VGA to FPGA interface**

The pin assignment for the FPGA can be found in **table 12**

<i>Signal Name</i>	<i>FPGA Pin No.</i>	<i>Description</i>	<i>I/O Standard</i>
VGA_R[0]	PIN_A13	VGA Red[0]	3.3V
VGA_R[1]	PIN_C13	VGA Red[1]	3.3V
VGA_R[2]	PIN_E13	VGA Red[2]	3.3V
VGA_R[3]	PIN_B12	VGA Red[3]	3.3V
VGA_R[4]	PIN_C12	VGA Red[4]	3.3V
VGA_R[5]	PIN_D12	VGA Red[5]	3.3V
VGA_R[6]	PIN_E12	VGA Red[6]	3.3V
VGA_R[7]	PIN_F13	VGA Red[7]	3.3V
VGA_G[0]	PIN_J9	VGA Green[0]	3.3V
VGA_G[1]	PIN_J10	VGA Green[1]	3.3V
VGA_G[2]	PIN_H12	VGA Green[2]	3.3V
VGA_G[3]	PIN_G10	VGA Green[3]	3.3V
VGA_G[4]	PIN_G11	VGA Green[4]	3.3V
VGA_G[5]	PIN_G12	VGA Green[5]	3.3V
VGA_G[6]	PIN_F11	VGA Green[6]	3.3V
VGA_G[7]	PIN_E11	VGA Green[7]	3.3V
VGA_B[0]	PIN_B13	VGA Blue[0]	3.3V
VGA_B[1]	PIN_G13	VGA Blue[1]	3.3V
VGA_B[2]	PIN_H13	VGA Blue[2]	3.3V
VGA_B[3]	PIN_F14	VGA Blue[3]	3.3V
VGA_B[4]	PIN_H14	VGA Blue[4]	3.3V
VGA_B[5]	PIN_F15	VGA Blue[5]	3.3V
VGA_B[6]	PIN_G15	VGA Blue[6]	3.3V
VGA_B[7]	PIN_J14	VGA Blue[7]	3.3V
VGA_CLK	PIN_A11	VGA Clock	3.3V
VGA_BLANK_N	PIN_F10	VGA BLANK	3.3V
VGA_HS	PIN_B11	VGA H_SYNC	3.3V
VGA_VS	PIN_D11	VGA V_SYNC	3.3V
VGA_SYNC_N	PIN_C10	VGA SYNC	3.3V

Table 11- pin assignments VGA on FPGA

- VGA\_R[0-7] –These are the 8 digital bits that represent the analog RED colour output to the 15 pin D\_SUB interface. Depending on the number of red pins used will determine the RED colour values. As an example if you use 4 bits of red R[0-3]you will get  $2^4$  red values.
- VGA\_G[0-7] –These are the 8 digital bits that represent the analog GREEN colour output on the 15 pin D\_SUB interface. Depending on the number of green pins used will determine the GREEN colour values. As an example if you use 6 bits of green G[0-5]you will get  $2^6$  green values.
- VGA\_B[0-7] –These are the 8 digital bits that represent the analog BLUE colour output on the 15 pin D\_SUB interface. Depending on the number of blue pins used will determine the BLUE colour values. As an example if you use 2 bits of blue B[0-1]you will get  $2^2$  blue values.
- VGA\_clock – The monitor frequency is 25 MHz. This is standard frequency for most VGA monitors.

- VGA\_BLANK\_N –This signal is used to black out areas on the monitor that you do not want to display video. When active high video display is enabled. This signal must be generated using Verilog code.
- VGA\_HS- This is the horizontal signal that goes to the 15 pin D-SUB connector. This determines the width of each video frame. An active low to high transition on this signal starts a new line of video. This signal must be created using Verilog code.
- VGA\_VS- This is the vertical signal that goes to the 15 pin D-SUB connector. This determines the length of each frame. An active low to high transition on this signal starts a new vertical row. This signal must be created using Verilog code.

Based on the above information we can now start tutorial 3. We will create a video driver to display video on a monitor. **Note** in order to do **tutorial 3** you must have done and understood **tutorial 2**.

## Tutorial 3-Displaying data from memory to a monitor (VGA)

### Part 1- creating counters and generating vsync, hsync and vid\_blank

Unlike the video in chip ADV7180 we will need to generate;

- vsync, hsync and vid\_blank signals.
- First using the 50 Mhz onboard clock we will divide it to generate the needed 25 MHz monitor clock
- Using the 25 MHz clock create a counter and generate the needed sync pulses.

A working example of what the Verilog code could look like can be found at the following link;

<http://www-ug.eecg.utoronto.ca/desl>

**Select** -DESL Online Tutorials>Tutorial3\_monitor.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **monitor** Compile the project. Open the verilog file called **monitor**. Scroll down to line 45. The code should look the same as **figure 39**. Vid\_clk <= clkcount[0]. This represents the 50 MHz having been divide by 2 which equals the need 25 MHz clock.

```

40 ///////////////////////////////////////////////////////////////////
41 /// general clock divider
42 ///////////////////////////////////////////////////////////////////
43
44
45 always @ (posedge clk )
46
47 begin
48     clkcount <= clkcount + 1;
49
50
51 end

```

Figure 39- clock divider 25 Mhz

Next we will generate both the horizontal and vertical counters. Keep in mind that the standard frame size for VGA video is 640 X480. So our counters have to be greater or equal to these values.

- Clrvidh is used to reset the horizontal counter to zero and then count up to a value. In this case we have chosen 800. See line 37 in **figure 40**. The counter is generated in **figure 41** starting at line 80
- Clrvidv is used to reset the vertical counter to zero and then count up to a value. In this case we have chosen 525. See line 38 in **figure 40**. The counter is generated in **figure 41** starting at line 99.

```

29 ///////////////////////////////////////////////////////////////////
30 /// control values ///
31 ///////////////////////////////////////////////////////////////////
32 reg      vid_clk;
33
34 wire     vsync = ((contvidv >= 491) & (contvidv < 493)) ? 1'b0 : 1'b1;
35 wire     hsync = ((contvidh >= 664) & (contvidh < 760)) ? 1'b0 : 1'b1;
36 wire     vid_blank = ((contvidv >= 8) & (contvidv < 420) & (contvidh >= 20) & (contvidh < 624)) ? 1'b1 : 1'b0;
37 wire     clrvidh = (contvidh <= 800) ? 1'b0 : 1'b1;
38 wire     clrvidv = (contvidv <= 525) ? 1'b0 : 1'b1;
39

```

Figure 40- counters and sync pulses

```

72 ///////////////////////////////////////////////////////////////////
73 // horizontal counter      //
74 ///////////////////////////////////////////////////////////////////
75
76 always @ (posedge vid_clk )
77
78 begin
79
80     if(clrvidh)
81     begin
82         contvidh <= 0;
83     end
84
85     else
86     begin
87         contvidh <= contvidh + 1;
88     end
89 end
90
91 ///////////////////////////////////////////////////////////////////
92 //vertical counter when clrvidv is low /
93 ///////////////////////////////////////////////////////////////////
94
95 always @ (posedge vid_clk)
96
97 begin
98
99     if (clrvidv)
100    begin
101        contvidv <= 0;
102    end
103
104    else
105    begin
106        if
107        (contvidh == 798)
108        begin
109            contvidv <= contvidv + 1;
110        end
111    end
112 end

```

**Figure 41- counters generated**

- Vsync pulse - active low when contvidv is greater than or equal to 491 and less than 493 else it is active high. See **figure 40** see line 34.
- hsync pulse - active low when contvidh is greater than or equal to 664 and less than 760 else it is active high. See **figure 40** see line 35.
- vid\_blank- active high if contvidv is great than or equal to 8 and less than 420 and contvidh is greater than and equal to 20 and less than 624. See **figure 40** see line 36.

Let's examine the signals and verify the above code. Connect the digital logic pins of the logic analyzer to the 40 pin header GPIO-0 as described **table 12** columns 1 and 3.


40 pin HeaderJP0	Pin assignment	Digital lead default name	Rename label
GPIO[0]	AC18	D0	VID_CLK
GPIO[1]	Y17	D1	VSYNC
GPIO[2]	AD17	D2	HSYNC
GPIO[3]	Y18	D3	VID_BLANK
GPIO[4]	AK16	D4	CLRVIDH
GPIO[5]	AK18	D5	CLRVIDL

Table 12- pin assignments clk and sync pulses

Do the following procedures on the logic analyser;

- Press **Digital**.
- Press **Bus** and disable all the Buses.
- Press **back**
- De-select Channel D8 to D15 and select D5-D0.
- Press **Label** and rename D0-D5 according to **table 12** column 4.
- Set delay to **0.0s**.
- Set **horizontal** frequency to **42.000n/s**.
- Press **Digital**.
- Set **scale** to high.
- Press **Trigger**.
- Set **Edge** trigger.
- Set **VSYNC** as source.
- Set **rising Edge** as slope.
- Press **Single** to trigger an event.

The result should look similar to **figure 42**.



**Figure 42-clock frequency measurement**

- Press **Cursors** and measure the (1/DELTA) frequency of Vid\_clk.
- The result should be around 25 MHz. See **figure 42**.
- Change frequency to **2.200** m/s.
- Press **Single** to retrigger event.
- Press **zoom**.
- Set zoom frequency to **86.00** u/s

The result should look **figure 43**




Figure 43- sync pulses

**Note** in figure 43 where the label **Restart** is. This is where the counters are reset to zero and new count begins. Vid\_blank becomes active high after 8 hsync cycles. This is also the beginning of a new video frame.

We have now generated all the sync pulses. Now we need to add the address counter and memory enables before the code will be complete.

## Part 2- Creating and examining address counters and enables

If we recall from **tutorial 2** we created latches that stored composite video from a camcorder. These latches were to be used to store digital pixel values in SRAM on the DE1-SOC. With that in mind we can recall the following for this tutorial;

- The memory configuration is 16 address lines and 32 data bits.
- We were using substitution method for video capture and display.
- Lower 16 bits [0-15] were for odd video line.
- Upper 16 bits [16-31] were for even video lines.
- Two frames were required to create a full video frame.
- **Vid\_udl** and **Vid\_udh** are used to store all the even lines of video data.

- **Vid\_Idl** and **Vid\_Idh** are used to store all the odd lines of video data.
- There were a total of 210 vertical lines. Also note we started after 30 vertical lines and end at 240 vertical lines (240-30= 210). So the full frames is 210x2= 420
- There were a total of 624 horizontal video pixels (8 bits per pixel). Again note we started the counter at 150 pixels in and stopped at 774 pixels (774-150=624)

Also recall each video pixel is 8 bits. This video format is called 4:2:2 (4 red bits, 2 green bits, and 2 blue bits) for more information on this video format and others go to the following link.

[http://en.wikipedia.org/wiki/Chroma\\_subsampling](http://en.wikipedia.org/wiki/Chroma_subsampling)

With this information we can now create our address counters. A total of 2 address counters will be required;

- Address counter odd lines.
- Address counter even lines.

A working example of what the Verilog code should look like can be found at the following link;

<http://www-ug.eecg.utoronto.ca/desl>

**Select**-DE1-SOC>DESL Online Tutorials>Tutorial3\_monitor\_full.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **monitor**. Compile the project. Open the Verilog file called **monitor.v**.

Scroll to line 80. It should look like **figure 44**. These are all the enables for the address counters.

```

76 ////////////////////////////////////////////////////
77 // memory enables //
78 ////////////////////////////////////////////////////
79
80 wire ramvidv = ( ( contvidv <= 420 ) ? 1'b0 : 1'b1); |
81 wire adden = ( ( contvidh < 624 ) & ( contvidv <= 420 ) ? 1'b1 : 1'b0); // address enable
82
83 wire read = (vid_clk & adden) ? 1'b1 : 1'b0; // oe to memory enable
84 wire read_ll = ( adden & !ramaddressl_odd[0] & vid_clk & !oddeven ) ? 1'b0 : 1'b1; // low odd address enable
85 wire read_hl = ( adden & ramaddressl_odd[0] & vid_clk & !oddeven ) ? 1'b0 : 1'b1; // low even address enable
86 wire read_lh = ( adden & !ramaddressl_even[0] & vid_clk & oddeven ) ? 1'b0 : 1'b1; // high odd address enable
87 wire read_hh = ( adden & ramaddressl_even[0] & vid_clk & oddeven ) ? 1'b0 : 1'b1; // high even address enable
88
89 parameter address_low = 19'h00000; // lower address start at 0 meg
90

```

**Figure 44- address enables odd and even**

- Line 80 **ramvidv** is used to rest the address counters. As long as **contvidv** is less than or equal to 420 **ramvidv** will be active low the address count (**ramaddressl\_odd** and **ramaddressl\_even**) will keep incrementing. See **figure 45** line 147 and line 169.
- Line 81 -**adden** is the address enable. If **convidv** is less than 624 and **contvidv** is less than or equal to 420 **adden** is active high otherwise it is active low.
- Line 83-**Read** will be used to read or write to the SRAM memory. Active low will be read data from camera and active high send data to the monitor
- Line 84 and 192 -**Read\_II** is odd line low byte memory enable (**data\_motl [7-0]**) active high. See both figure 44 and 46.
- Line 85 and 202-**Read\_hl** is odd line high byte memory enable (**data\_motl [15-8]**) active high. See both figure 44 and 46.
- Line 86 and line 212 **Read\_Ih** is even line low byte memory enable (**data\_moth [7-0]**) active high. See both figure 44 and 46.
- Line 87 and line 222- **Read\_hh** is even line high byte memory enable (**data\_moth [15-8]**) active high. See both figure 44 and 46.

```

139 ////////////////////////////////////////////////////////////////////
140 // address counter out to monitor odd lines low memory //
141 ////////////////////////////////////////////////////////////////////
142
143 always @ (posedge vid_clk )
144
145 begin
146     if(ramvidv)
147     begin
148         ramaddress1_odd <= address_low; // memory reset to "0"
149     end
150
151     else
152     begin
153         if (adden & !oddeven )
154         begin
155             ramaddress1_odd <= ramaddress1_odd + 1;
156         end
157     end
158 end
159
160
161 ////////////////////////////////////////////////////////////////////
162 // address counter out to monitor even lines low memory //
163 ////////////////////////////////////////////////////////////////////
164
165 always @ (posedge vid_clk)
166
167 begin
168     if (ramvidv)
169     begin
170         ramaddress1_even <= address_low; // memory reset to "0"
171     end
172
173     else
174     begin
175         if
176             (adden & oddeven )
177         begin
178             ramaddress1_even <= ramaddress1_even + 1; // 798 horizontal pixels
179         end
180     end
181 end
182
183
184

```

Figure 45-memory counter odd and even

```

188
189   always @ (negedge vid_clk)
190
191   begin
192       if (!read_ll )
193       begin
194
195           video_mot <= data_motl[7:0];
196           address_mot <= ramaddressl_odd[16:1]; // memory odd byte low
197       end
198
199       else
200
201
202           if (!read_hl )
203           begin
204
205               video_mot <= data_motl[15:8];
206               address_mot <= ramaddressl_odd[16:1]; // memory odd byte high
207           end
208
209       else
210
211
212           if (!read_lh )
213           begin
214
215               video_mot <= data_moth[7:0];
216               address_mot <= ramaddressl_even[16:1]; // memory even byte low
217           end
218
219       else
220
221
222           if (!read_hh )
223           begin
224
225               video_mot <= data_moth[15:8];
226               address_mot <= ramaddressl_even[16:1]; // memory even byte high
227           end
228
229   end

```

Figure 46-latch enables and upper and lower memory

Let's examine the signals and verify the above code. Connect the digital logic pins of the logic analyzer to the 40 pin header GPIO-0 as in **table 13** and label the pin names according to column 4.

40 pin HeaderJPO	Pin assignment	Digital lead default name	Rename label
GPIO[0]	AC18	D0	VID_CLK
GPIO[1]	Y17	D1	READ
GPIO[2]	AD17	D2	ADDEN
GPIO[3]	Y18	D3	ODDEVEN
GPIO[4]	AK16	D4	READ_LL
GPIO[5]	AK18	D5	READ_HL
GPIO[6]	AK19	D6	READ_LH


GPIO[7]	AJ19	D7	READ_HH
GPIO[8]	AJ17	D8	Address (bus)
GPIO[9]	AJ16	D9	Address (bus)
GPIO[10]	AH18	D10	Address (bus)
GPIO[11]	AH17	D11	Address (bus)
GPIO[12]	AG16	D12	Address (bus)
GPIO[13]	AE16	D13	Address (bus)
GPIO[14]	AF16	D14	Address (bus)
GPIO[15]	AG17	D15	Address (bus)

**Table 13 -Tutorial 3 Part 2**

Do the following on logic analyser;

- Press **Digital**.
- Press **Bus** and enable **Bus 1**.
- Set D15-D8 to represent that bus
- Press **back**.
- Press **Digital**.
- Set scale to be **medium**.
- D5-D0 should still be selected from part 1. Select D7 and D6
- Press **Label** and rename D0-D7 according to table 13 column 4.
- Set delay to **0.0s**.
- Set **horizontal** frequency to **20.00u/s**.
- Press **Trigger**.
- Set **Edge** trigger.
- Set **ADDEN** as source.
- Set **rising Edge** as slope.
- Press **Single** to trigger a new event.

The result should look similar **figure47**.



**Figure 47-address and data enable multiple frames**

Note that when **oddeven** is active low READ\_LL and READ\_LH are active and READ\_HL and READ\_HH remain active high. This means that only the odd lines of data are being sent to the monitor from memory. When **oddeven** is active high READ\_HL and READ\_HH are active and even lines of video data are being sent to the monitor from memory.


- Press **Trigger**.
- Change **ADDEN** and make **ODDEVEN** as source.
- Set **Falling Edge** as slope.
- Press **Single** to trigger a new event.
- Press **zoom**.
- Set **Horizontal** frequency to **20us**
- Set **Delay** to **50 u/s**.

The result should look similar **figure 48**.

Here we can see that READ\_LL and READ\_LH are never active at the same time.

- READ\_LL is active low when READ and ADDEN are active high and ODDEVEN is active low (see **figure 44** line 84) This means that when READ\_LL is active, data\_motl[7:0] is loaded into video\_mot and ramaddressl\_odd is loaded into address\_mot. See line 195 and 196 from **figure 46**.


- READ\_LH is active low when READ and ADDEN are active high and ODDEVEN is active low (see **figure 44** line 85) This means that when READ\_LH is active, high data\_motl[15:8] is loaded into video\_mot and ramaddressl\_odd is loaded into address\_mot. See line 205 and 206 from **figure 46**.
- Also note that the address count only changes every other cycle. This is because data is 16 bits wide and the video buffer is only 8 bits wide. So it takes two cycles to collect video data from any one address location.



**Figure 48-frame zoom in on enable odd lines**

- Press **Zoom** again to turn it off.
- Set **rising edge** as slope.
- Press **Single**.
- Press **Zoom**.

The result should look like **figure 49**.



**Figure 49-frame zoom in on enables even lines**

Here we can see that READ\_HL and READ\_HH are never active at the same time.

- READ\_HL is active low when READ and ADDEN and ODDEVEN are active high (see **figure 44** line 86) This means that when READ\_HL is active, data\_moth [7:0] is loaded into video\_mot and ramaddressl\_even is loaded into address\_mot. See line 215 and 216 from **figure 46**.
- READ\_HH is active low when READ and ADDEN and ODDEVEN are active high (see **figure 44** line 87) This means that when READ\_HH is active, data\_moth [15:8] is loaded into video\_mot and ramaddressl\_even is loaded into address\_mot. See line 225 and 226 from **figure 46**.
- Also note that the address count only changes every other cycle. This because data is 16 bits wide and the video buffer is only 8 bits wide. So it takes two cycles to collect video data from any one address location.

We have now created the address counters and data enables to retrieve data to and from memory.. Our final objective will be to create a state machine that will sync the **camera.v** program created in part 1 with the **monitor.v** program created in part 2. Before we continue we will learn how to use the onboard libraries in Quartus to create a memory module. This concludes part 2.

## Part 3 –creating a memory module using the Quartus library.

In this tutorial we will learn how to create an on chip SRAM memory module. Before we continue create a new folder called **library**. Within that folder create another folder called **memory**. We will use this folder to create the memory module. If you recall from **page 30** we said that the ideal memory size for creating a full video frame was ~2 Gbits of memory.

- 1 Gbit for odd memory lines.
- 1 Gbit for even memory lines.
- To get this configuration we choose to use 16 address lines and 32 data lines.
- $(32 \times 2^{16}) = 2,097,152$

With this information we can create a memory module.

Open Quartus and using Quartus **new project wizard** create a new project called **memory**. This should be the empty folder just created.


On the right side of the Quartus folder you will see a menu that looks like **figure 50**.



**Figure 50-Quartus libraries**


Select basic Functions > on chip Memory > RAM:2-PORT. A new folder will appear as in **figure 51**

Select Verilog (default is VHDL) and create a name. In this case it is **memory16**. Press **OK**.



**Figure 51-create memory module**

The result should look like figure 52




**Figure 52-opening page on chip memory module**

Press next and the next page will appear. Here we will set up the memory size and also the number of data bits. In the middle of the page you will find the following;

How wide should the 'data\_a' input bus be? Change this to **32**;

At the top of the page you will see the following;

How many 32 bit words of memory? Select 65532. You will have to scroll through the menu to get to this value. The result should look like **figure 53**.



**Figure 53-select memory size and data size**

Press next. Near the middle of the page you will see the following;


Create a 'rden' read enable signal. Select the box just beside this.

Below that you should see the following;

Create byte enable for Port A. Select this box.

This is going to create 4 byte enables since the bus is 32 bits wide.

The result should look like **figure 54**.



**Figure 54-create read enables (4 of them in this case)**

Now we have created the memory module. Keep pressing next until the project is saved to the directory.

To open the memory module all you have to do is go to the directory you created it in and select the memory module name. In this case it would be called **memory16.v**. This will open the first folder which was **figure 52**. This is valuable to know if ever you want to make any changes to the memory size. The first 16 data bits will be use for odd line video and the upper 16 bits will be used for the even line video. With this information we are now ready to create a state machine to capture video from a video source such as a camcorder store it in memory and then taking those stored values and display it to a display source like a monitor. This concludes Part 3.

## Part 4- Creating a data memory retrieval and memory update state machine.

In part 1 we created a state machine to capture video data from a video source (a camcorder). Data bits (D0 –D16) were used to store odd lines of data and data bits (D16-D31) were used to store even lines of data.

In part 2 we created a state machine that would take data values that are stored in memory and display them to a display device such as a monitor. The state machine took into account the interlacing of odd and even lines to create a full screen picture.

In part 3 we learned how to create an on chip SRAM memory using the Quartus library. We will implement this memory into this section.

The objective in part 4 is to combine the state machines created in Part 1 to 3 (camera.v, monitor.v and memory16.v) . We will create another state machine that will display data and update data from memory using the 25 MHz clock. If we recall from earlier we decided to use the substitution method since our memory size was limited. Now let us make a few observations;

- The video in data state machine is running at 27 Mhz
- The video out data state machine is running at 25 Mhz
- Once video data has been displayed to the monitor it can be updated.
- **Address** counter will keep track of location in memory, for both read and write of video values.
- **Data** is 32 bits wide so it will be divided into 4 bytes to make it compatible with the video data size which is 8 bits.
- **Data enables**- 4 byte enables will have to be created for both read and write in order to satisfy the previous point.
- **Read** enable will need to be created in order to send 8 bit video data to the monitor.
- **Write** enable will need to be created in order to receive 8 bit video data from the camcorder.
- We need to make a decision as to whether to sync the state machine to video in (camera.v -27 MHz) or video out (monitor.v – 25 Mhz).

Let us expand the last point. If we use video out (read from memory) as the sync for timing, that means we would asynchronously have to latch the new video during times when video is not being read from memory. This means we need to make a temporary location to store values coming from the video in source. Then update memory during non display enable times. Look at **figure 55**.




Figure 55- sync video in with video out

- When **read** is active high video is displayed from memory

That means during **read** active low periods video\_in (latched) can be updated. The values in the **latch** register are the latest value from video source. They are update according to we\_cam which is the combination of all the video in enables. This will become apparent when we examine the signals with MSO-X-3024A scope.

A working example of what the Verilog code should look like can be found at the following link;

<http://www-ug.eecg.utoronto.ca/desl>

Select -DESL Online Tutorials>Tutorial4\_video.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **video**. Compile the project. Open Verilog file called video. Scroll to line 156 of the file and you should see the follow code. See **figure 56**.

```

152 ////////////////////////////////////////////////////////////////////
153 // on board memory modules //
154 ////////////////////////////////////////////////////////////////////
155
156 ram_16 u3 (
157     .clock(clk),
158     .waddress(wraddress),
159     .rdaddress(rdaddress),
160     .data(data_in),
161     .byteena_a(vid_en),
162     .q(data_q),
163     .rden(read),
164     .wren(!read)
165 );
166
167
168 ////////////////////////////////////////////////////////////////////
169 // variables for loading I2C programmer //
170 ////////////////////////////////////////////////////////////////////
171

```

Figure 56-sync verilog code

This is a duplicate of the on chip memory module created in Part 3 of this tutorial. You do not have to create this module again for this tutorial it has been included as part of the ZIP file just downloaded. If you look at all the Verilog files for this project you will find one called ram\_16.v. That would be this SRAM memory module.

Scroll to line 164 and 165 **figure 56**. Here you will see that **read** is connected to both **rden** and **wren**. This verifies what we said earlier in **figure 55** that data updates and displays are synchronized to **read** either being active low or high.

```

204 ////////////////////////////////////////////////////
205 ///  memory module          ///
206 ////////////////////////////////////////////////////
207 /// 16 address lines      ///
208 /// 32 data lines         ///
209 /// 4 byte enables        ///
210 ////////////////////////////////////////////////////
211
212     wire[15:0] address = ((read) ? address_mot : address_cam);
213     assign wraddress = address_cam;    // address counter in
214     assign rdaddress = address_mot;    // address counter out
215
216     assign data_in[31:16] = data_camh; // upper 16 bits data in
217     assign data_in[15:0] = data_caml;  // lower 16 bits data in
218
219     assign data_motl = data_q[15:0];   // lower 16 bits data out
220     assign data_moth = data_q[31:16]; // upper 16 bits data out
221
222     assign vid_en[0] = vid_ldl; // video in byte enable
223     assign vid_en[1] = vid_ldh; // video in byte enable
224     assign vid_en[2] = vid_udl; // video in byte enable
225     assign vid_en[3] = vid_udh; // video in byte enable
226
227     assign vid_clk = clkcount[0]; // 25 Mhz clock
228     assign clken = swt[0];        // camera reset
229     assign led = swt;
230     assign videorgb = video_mot;  // 8 bit video out display register

```

**Figure 57-monitor update enables and syncs**

**Figure 57** shows how all the signals from the camera.v module and monitor.v module are connected to the ram\_16.v module. Some key observations;

- Line 214 - rdaddress is connected to address\_mot. This is address counter created in monitor.v module.
- Line 213 - wraddress is connected to address\_cam. This is the address counter created in the camera.v module.
- Line 216 and 217 – data\_in[31-0] 32 bits data lines from ram\_16.v are connected to the 32 data bits created in camera.v. These are the two data registers data\_camh[15-0] and data\_caml[15:0].
- Line 219 and 220 – data\_q[31-0] 32 bits data lines from ram\_16.v are connected to the 32 data bits created in monitor.v. These are the two data registers data-moth[15-0] and data\_motl[15:0].


- Line 222 – 225 vid\_en[3-0] these are the 4 enables (**vid\_ldl,vidldh,vidudl** and **vidudh**) that were created in **camera.v**.

Note that since updates to the monitor are running at 25 Mhz and video data from camcorder is being updated at 27 MHz there will be the odd missing pixel but it is not noticeable to the human eye.

Connect the DE1-SOC as follow;


- Monitor cable to monitor input (15 pin video cable)
- Composite connector to camcorder (RCA Jack)
- Digital connectors from logic analyser should still be connected the same as in part 2

The result should look like **figure 58**



**Figure 58-layout video connectors**

Download the **video.sof** file to the DE1-SOC board. Make sure switch **1** and **2** are up and all other switches are down. Video from the camcorder should appear on the monitor connected to the VGA connector. **Figure 59** will give you an example of what the video looks like.



**Figure 59-video sample on monitor**

**Note** that this is a very simple video so there is no depth to the video it is only displaying colours according to shading. We will learn more about how to improve this video later.

Before continuing open up **video.v** file in Quartus and make sure the **GPIO** assignments match the values found in **figure 60**.

```
232 ///////////////////////////////////////////////////////////////////
233 // outputs to debug circuit gpio(0)      //
234 ///////////////////////////////////////////////////////////////////
235
236     assign gpio[0] = vid_clk;
237     assign gpio[1] = read;
238     assign gpio[2] = we_cam;
239     assign gpio[3] = oddeven;
240     assign gpio[4] = vid_ldl;
241     assign gpio[5] = vid_ldh;
242     assign gpio[6] = vid_udl;
243     assign gpio[7] = vid_udh;
244
245     assign gpio[15:8] = address_cam[7:0];
```

**Figure 60 – pin out assignment for write to memory from camcorder**

If not update assign values and recompile code. Then download to DE1-SoC board.

Let's examine some of the signals using the MSO-X-3024A scope. Do the following;

- Press **Digital**.
- Press **Bus** and enable **Bus 1**.
- Set D15-D8 to represent that bus
- Press **back**
- Set scale to be **medium**
- Press **Label** and rename D0-D15 according to **table 14** column 4.

40 pin HeaderJPO	Pin assignment	Digital lead default name	Rename label
GPIO[0]	AC18	D0	VID_CLK
GPIO[1]	Y17	D1	READ
GPIO[2]	AD17	D2	WE_CAM
GPIO[3]	Y18	D3	FRAME
GPIO[4]	AK16	D4	VID_LDL
GPIO[5]	AK18	D5	VID_LDH
GPIO[6]	AK19	D6	VID_UDL
GPIO[7]	AJ19	D7	VID_UDH
GPIO[8]	AJ17	D8	Address (bus)
GPIO[9]	AJ16	D9	Address (bus)
GPIO[10]	AH18	D10	Address (bus)
GPIO[11]	AH17	D11	Address (bus)
GPIO[12]	AG16	D12	Address (bus)
GPIO[13]	AE16	D13	Address (bus)
GPIO[14]	AF16	D14	Address (bus)
GPIO[15]	AG17	D15	Address (bus)

**Table 14-part4 pin outs 40 pin header**

- Set delay to **2.00us**.
- Set **horizontal** frequency to **10.0 u/s**.
- Press **Trigger**.
- Select **Edge then Edge** trigger.
- Set **Frame** as Arm A.
- Set **Falling Edge** as slope A.
- Set **VID\_UDL** as Trigger B.
- Set **Rising Edge** as slope B.
- Press **Single** to trigger event.

The result should look very similar **figure 61**. We can make several observations.

- The **Frame** going active high is the beginning of a new horizontal row.
- While **Frame** is active high even lines of video data are being captured from the camcorder and stored into SRAM memory. We can verify this by the fact that **WE\_CAM** and **VID\_UDL** and **VID\_UDH** are active during this period of time.
- Let us zoom in closer to get a better understanding of how the data transfer takes place.




Figure 61-even line enable from camcorder

Press **Zoom** on the analyzer and result should look like **figure 62**.



Figure 62-even line enable zoomed in

Here we can see that for every single address two 8 bits video values are sent from the video source to the on chip memory. In this case it is the even line.

Do the following:

- Turn off **Zoom**.
- Press **Trigger**.
- Change **Trigger B** to VID\_LDL
- Press **Single** to trigger event.

The result should look similar **figure 63**.



Figure 63-odd line enable from camcorder

We can make several observations.

- The **Frame** going active high is the beginning of a new horizontal line.
- While **Frame** is active high odd lines of video data are being captured from the camcorder and stored into SRAM memory. We can verify this by the fact that **WE\_CAM** and **VID\_LDL** and **VID\_LDH** are active during this period of time.
- Let us zoom in closer to get a better understanding of how the data transfer takes place.
- Press **Zoom** on the analyzer and result should look like **figure 64**.



Figure 64- odd line enable zoomed in

Here we can see that for every single address two 8 bits video values are sent from the video source to the on chip memory. In this case it is the odd line.

Open up your verilog code and update the pin assignments according to **figure 65**. Then recompile the Verilog code and download to DE1-SoC.

```

232 ////////////////////////////////////////////////////////////////////
233 // outputs to debug circuit gpio(0) //
234 ////////////////////////////////////////////////////////////////////
235
236 assign gpio[0] = vid_clk;
237 assign gpio[1] = read;
238 assign gpio[2] = we_cam;
239 assign gpio[3] = oddeven;
240 assign gpio[4] = read_ll;
241 assign gpio[5] = read_lh;
242 assign gpio[6] = read_hl;
243 assign gpio[7] = read_hh;
244
245 assign gpio[15:8] = address_mot[7:0];

```

Figure 65 - pin out assignments for read from memory to monitor

Rename the following labels according to **table 15** on the MS0-X-3024A scope.

40 pin HeaderJP0	Pin assignment	Digital lead default name	Rename label
GPIO[3]	Y18	D3	ODDEVEN
GPIO[4]	AK16	D4	READ_LL
GPIO[5]	AK18	D5	READ_LH
GPIO[6]	AK19	D6	READ_HL
GPIO[7]	AJ19	D7	READ_HH

Table 15 - new pin out assignments for GPIO header

- Set delay to **0.0s**.
- Set **horizontal** frequency to **10.0 u/s**.
- Press **Trigger**.
- Select **Edge** trigger.
- Set **ODDEVEN** as Trigger.
- Set **Falling Edge** as slope.
- Press **Single** to trigger event.

The result should look like **figure 66**. We can make several observations.





Figure 66-sending data from on chip memory to monitor

- This is a trigger capture of video data being sent from on chip memory to a display source such as a monitor

- When **ODDEVEN** is active low **READ\_LL** and **READ\_LH** are active and **READ\_HL** and **READ\_HH** remain active high.
- This means that odd lines of 8 bit video data are being sent to the monitor screen from on chip memory
- When **ODDEVEN** is active high **READ\_HL** and **READ\_HH** are active and **READ\_LL** and **READ\_LH** remain active high.
- This means that even lines of 8 bit video data are being sent to the monitor screen from on chip memory

Let's look closer at the signals. Press **Zoom** the result should look like **figure 67**.

Here we can see that for every single address two 8 bits video values are sent from on chip memory to the monitor screen. In this case it is the odd line.



**Figure 67-zoom in oddeven odd lines**

- Turn off **zoom**.
- Press **Trigger**.
- Set **Rising Edge** as slope.
- Press **Single** to trigger event.
- Turn **zoom** on.

The result should look like **figure 68**.



**Figure 68-zoom in oddeven even lines**

Here we can see that for every single address two 8 bits video values are sent from on chip memory to the monitor screen. In this case it is the even line.

This concludes this tutorial. Now you are familiar with how to get video data from a video source store it in memory as a frame and then display it to a video source.


As was explained earlier the video we just generated is very simply video. To improve on this some important preliminary information needs to be understood. To get a better understanding about video and how video is displayed on a monitor follow these link;

<http://en.wikipedia.org/wiki/YCbCr>

<http://www-ug.eecg.utoronto.ca/msl/manuals/Video.pdf>

Read starting at page 6 - background on video.

The DE1-SOC board uses YCrCb 4:4:4 format. See **figure 69** below.



**Figure 69-YCrCb video format**

This means that the Cr and Cb components are updated every pixel. This format is defined as 8 bits per colour and full colour plane. To see how this video improves what is displayed on the monitor download the following zip file. This file is from the Terasic home page under projects DE1-SoC

<http://www-ug.eecg.utoronto.ca/desl>

**Select**-DE1-SOC>DESL Online Tutorials> DE1\_SoC\_TV.zip.

This project is already compiled. Just down load the zip files and download the DE1\_SoC\_TV.sof file

All enquiries should be emailed to [aulich@ece.utoronto.ca](mailto:aulich@ece.utoronto.ca)

## PS2 interface


There are two common interfaces that can connect through the PS2 interface on the DE1-SoC board, the keyboard and the mouse. Both use different protocols to retrieve data information.

For further information on the PS2 interface follow the link below.

<http://www-ug.eecg.utoronto.ca/desl/manuals/ps2.pdf>

## Connecting Keyboard to PS2 interface (Part1)

The above document gives a very good insight of the PS2 keyboard. We will now concentrate on the timing circuit. In this tutorial we will use both Quartus and the MSO-X-3024A to investigate and get a better understanding of the PS2 protocol for the keyboard. **Figure 70** is a timing diagram where by data is sent serially from a keyboard to a device such as a computer. We can make the following observations;



**Figure 70-timing PS2 keyboard interface**

- Both **clock** and **data** signal lines are active high during inactive state.

- When **data** signal goes active low some time later **clock** signal goes low. This indicates that **data** initiates the data transfer.
- There are a total of 8 data bit [0-7] generated serially. Each data bit is valid when **clock** pulse is active low. (**Note** that transfer follows little Endian protocol low byte to high byte)
- Data values can be high or low. This depends on which character on the key board is pressed. More will be explained about this later.
- After all the data has been sent a **parity** bit is determined. By default parity is odd. So if the count of active high data values [0-7] is even the parity bit would be 1 in order to make parity odd. The opposite is true if the data count [0-7] is odd.
- Finally there is a **Stop** bit which is active high and indicates that all the data has been sent from keyboard to device.

Let us investigate this by down loading the following zip file;

<http://www-ug.eecg.utoronto.ca/desl>

**Select** –DE1-SoC>DESL Online Tutorials>keyboard.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **keyboard**. Compile the project. Down load the program to the DE1-S0C.

- Connect the digital leads 0- 9 from the MSO-X-3024A to JP1 (GPIO-0) pin 0 to 9. For this lab we will use only 0-2 but in the next part of the lab we will use all 10 digital leads. Use **figure 71** as a reference on how the pins should be hooked up for both ground leads (black) and digital leads (gray).





Figure 71- digital pin assignments for this tutorial

- Press **Digital**.
- Enable **D0-D2** and turn off all the other digital lines.
- Set scale to be **Large**

- Press **Label** and rename D0-D2 according to **table 16** column 4.


40 pin Header JPO	Pin assignment	Digital lead default name	Rename label
GPIO[0]	AC18	D0	Clk_50
GPIO[1]	Y17	D1	PS_CLK
GPIO[2]	AD17	D2	PS_DATA

**Table 16-assignments for Keyboard tutorial**

- Set delay to **423 us**.
- Set **horizontal** frequency to **200.0 u/s**.
- Press **Trigger**.
- Select **Edge** trigger.
- Set **PS\_CLK** as Trigger.
- Set **falling Edge** as slope.
- Connect a keyboard to the PS2 connector on the DE1-SoC (Top left of board).
- Press **Single** to trigger event.
- Press the **ESC** key on the keyboard that is connected to the DE1-SoC board.

The result should look like **figure 72**. We can make several observations.

- The PS\_clk signal has 10 clock pulses and 11 active low states. This coincides with the clock in **figure 70**.
- The data pulse pattern **PS\_DATA** represents the **ESC** key on the keyboard. We will verify this later in this tutorial.
- The active low Clock pulse happens after the data signal goes low.
- All data values are valid when clock signal is active low.
- Once data remains active high the clock signal will go active high shortly after.
- The results displayed on the scope in **figure 72**, verifies the diagram in **figure 70**.



**Figure 72-sample of a keyboard data transfer to a device**

Let us further investigate by zooming in closer and look more closely at the signals.

- Change **horizontal** frequency to **100.0 u/s**.
- Press **Digital**.

The result should look like **figure 73**. We now have a better view of the data signal pattern **PS\_DATA**. We can make the following observations;

- The first active low of the **PS\_DATA** signal is the start of the transfer.
- The **Clock** signal goes active low shortly after the data line goes active low.
- Followed by 8 active transitions for data. **Remember** that data is transferred data0 to data7 (low to high) so in this case the key ESC is [01101110] which is HEX value **76**(D7-D0). We call this the **key code** value for **ESC**.
- This is followed by the parity bit. **Remember** that party must be **odd** so since we have an odd number of ones (5) in the data transfer the parity bit remains low.
- Finally the data value goes high and shortly after that the clock goes high. This indicates the transfer was successful and complete.




Figure 73- zoom in view of transfer

Now that we have an understanding of how each key value is transferred we can create a table of the key codes. Below is a list of most of the key codes found on a standard PS2 keyboard. Refer to the last page of the PS2 manual, found on page 72 of this tutorial, to get a full complement of all the key codes.

Key codes		Key codes		Key codes		Key codes	
Key	HEX Value	Key	HEX value	Key	HEX value	key	HEX Value
A	1C	N	31	0	45	BACKSPACE	66
B	32	O	44	1	16	Right Arrow	E0 74
C	21	P	4D	2	1E	Left Arrow	E0 6B
D	23	Q	15	3	26	Up Arrow	E0 75
E	24	R	2D	4	25	Down Arrow	E0 72
F	2B	S	1B	5	2E	DELETE	E0 71
G	34	T	2C	6	36	Equal	55
H	33	U	3C	7	3D	Tab	0D
I	43	V	2A	8	3E	Insert	E0 70
J	3B	W	1D	9	46	Home	E0 6C
K	42	X	22	Space	29	End	E0 69
L	4B	Y	35	ESC	76	Page UP	E0 7D
M	3A	Z	1A	ENTER	5A	Page Down	E0 7A

Table 17- most common key codes for PS2 Keyboard

We can now use **table 17** as a reference and see if the results displayed on the MSO-X-3024A match the key codes pressed from the key board. Do the following;

- Press **Single**.
- Press the **A** key on the keyboard.
- Decode the result knowing the data is sent low byte to high byte (little endian format).
- The result should look like **table 18**. This table ignores **start** and **stop** signals

Key	HEX value							
A	1C							
Data0	Data1	Data2	Data3	Data4	Data5	Data6	Data7	Parity
0	0	1	1	1	0	0	0	0

**Table 18- decoding key code for A key on keyboard**

Try other keys on the keyboard and see if the results match the key codes in **table 17**. This concludes part 1.

## Part 2- creating a serial decoder and display keyboard key results

Now that we have an understanding of how data is retrieved from the keyboard we can write a Verilog routine that will decode the key code values and then display the results. The following tasks will need to be fulfilled in order to do this;

- A serial shift register will need to be created to store each valid 8 bit data value.
- A reference table will need to be created .
- We can use this reference table to decide which key has been pressed by doing a compare.
- We can use the HEX display to show what key code was pressed. **Note** since the HEX display has a limited number of segments to create letters and numbers we will create symbols for some of the key code characters.
- A timing circuit, to make sure only valid data is collected.

Let us investigate this by down loading the following zip file;

<http://www-ug.eecg.utoronto.ca/desl>

**Select** –DE1-SoC>DESL Online Tutorials>keyboard\_full.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **keyboard**. Compile the project. Down load the program to the DE1-S0C. Open up keyboard.v and let us further investigate the Verilog code. Scroll down to line 45. See **figure 74**.

```

38 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
39 // characters and symbols created for displaying values on Hex display //
40 // some require two HEX displays others don't //
41 // Note not all key codes from keyboard are here. Some are missing //
42 // from this list,you may create them by adding them //
43 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
44
45 parameter HEX_0 = 14'b11111111000000; // zero
46 parameter HEX_1 = 14'b11111111111001; // one
47 parameter HEX_2 = 14'b111111110100100; // two
48 parameter HEX_3 = 14'b111111110110000; // three
49 parameter HEX_4 = 14'b111111110011001; // four
50 parameter HEX_5 = 14'b111111110010010; // five
51 parameter HEX_6 = 14'b111111110000010; // six
52 parameter HEX_7 = 14'b11111111111000; // seven
53 parameter HEX_8 = 14'b111111110000000; // eight
54 parameter HEX_9 = 14'b111111110011000; // nine
55 parameter HEX_a = 14'b111111110001000; // a
56 parameter HEX_b = 14'b111111110000011; // b
57 parameter HEX_c = 14'b11111111000110; // c
58 parameter HEX_d = 14'b111111110100001; // d
59 parameter HEX_e = 14'b111111110000110; // e
60 parameter HEX_f = 14'b111111110001110; // f
61 parameter HEX_g = 14'b01100101000110; // g
62 parameter HEX_h = 14'b111111110001001; // h
63 parameter HEX_i = 14'b10001101110110; // I
64 parameter HEX_j = 14'b111111101100000; // J
65 parameter HEX_k = 14'b01101010001011; // K
66 parameter HEX_l = 14'b11111111000111; // L
67 parameter HEX_m = 14'b10110001001100; // M
68 parameter HEX_n = 14'b11100010001011; // N
69 parameter HEX_o = 14'b11100001000110; // O
70 parameter HEX_p = 14'b111111110001100; // P
71 parameter HEX_q = 14'b11101111000000; // Q
72 parameter HEX_r = 14'b01001000001110; // R
73 parameter HEX_s = 14'b01100100010110; // S
74 parameter HEX_t = 14'b10011101111110; // T
75 parameter HEX_u = 14'b11111111000001; // U
76 parameter HEX_v = 14'b11011011011011; // V
77 parameter HEX_w = 14'b11000011000011; // w
78 parameter HEX_x = 14'b01101010010011; // x
79 parameter HEX_y = 14'b01111010011011; // y

80 parameter HEX_z = 14'b01101000100110; // Z
81 parameter HEX_en = 14'b01010110000110; // enter
82 parameter HEX_ec = 14'b10001100000110; // ESC
83 parameter HEX_bs = 14'b00100100000011; // back space
84 parameter left = 14'b01100000111111; // left arrow
85 parameter right = 14'b01111110000110; // right arrow
86 parameter up = 14'b10011001011000; // up arrow
87 parameter down = 14'b10000111100001; // down arrow
88 parameter off = 7'b1111111; // display off
89

```

Figure 74- parameters to represent key code characters

These parameters represent how each Key character will look like on the HEX display. In this Verilog program we are using the first two HEX displays to create the character or symbol. To further explain this press the following keys **4** and **G**.



**Figure 75-** two characters as displayed by the 2HEX displays

**Figure 75** shows the results for both cases. Note **4** looks as it should but **G** is created using both HEX0 and HEX1.

- Scroll a little further down to line 99. See **figure 76**.
- Line 99 to 129 represents a state machine which will serially shift data from the keyboard to the FPGA.
- **CNT1** is used to keep track of the value of **counter**. If it exceeds digital value **11** then the state will change from active low to active high.
- Line 105 to 128 is a counter that freely counts up values from 0 to whenever **CNT1** changes from active low to active high state.

Let's use the MSO-X-3024A to look at these signals and verify whether the above does indeed happen. From **Part 1** the digital leads 0 to 9 should have been connected. All we need to do is rename the pin assignments. Follow the procedure below;

- Press **Digital**.
- Set scale to **medium**.
- Press **Bus**. Enable **bus 1** and set **D5-D9** to represent the bus.
- Enable **D0-D4** and unselect all the other digital lines.
- Press **Label** and rename D0-D9 according to **table 19** column 4.
- Press **Trigger**.
- Change source to **CNT**.
- Leave slope as **falling edge**.
- Press **Single**
- Press any key on keyboard.

```

91 ///////////////////////////////////////////////////////////////////
92 // counter enables ///////////////////////////////////////////////////////////////////
93 ///////////////////////////////////////////////////////////////////
94
95 wire cnt1 = (counter >= 8'd11 )? 1'b1 : 1'b0;
96
97 ///////////////////////////////////////////////////////////////////
98 // clock for PS2 ///////////////////////////////////////////////////////////////////
99 ///////////////////////////////////////////////////////////////////
100
101 always @ (negedge ps_clk or posedge cnt1 )
102
103 begin
104
105     if (cnt1)
106     begin
107         counter <= 0;
108         cnt <= 1;
109     end
110
111     else
112
113     begin
114
115         counter <= counter + 1;
116         cnt <= 0;
117
118     end
119 end
120
121


```

Figure 76- State machine to serial shift data from keyboard to FPGA

40 pin HeaderJPO	Pin assignment	Digital lead default name	Rename label
GPIO[0]	AC18	D0	VALID
GPIO[1]	Y17	D1	PS_CLK
GPIO[2]	AD17	D2	PS_DATA
GPIO[3]	Y18	D3	CNT
GPIO[4]	AK16	D4	CNT1
GPIO[5]	AK18	D5	COUNTER0
GPIO[6]	AK19	D6	COUNTER1
GPIO[7]	AJ19	D7	COUNTER2
GPIO[8]	AJ17	D8	COUNTER3
GPIO[9]	AJ16	D9	COUNTER4

Table 19- digital lead assignments for part 2

Depending on which key is pressed the result will look similar or the same as figure 77.



**Figure 77-trigger result for data transfer**

From **figure 77** we can verify several things.

- If the signal **COUNTER** is less than or equal to digital value **12** the counter keeps counting.
- As soon as the signal **COUNTER** is greater than digital value **12**, the counter gets reset to zero.
- **Note** that **CNT1** does not actually go active high. This is because when the counter is reset **CNT1** goes immediately back to active low.
- The signal **VALID** shows when valid data can be retrieved.

This concludes **part 2** of this tutorial. If you are feeling ambitious rather than display the key values on the HEX display try and write a Verilog program to display to a monitor. Use the video tutorial to help you do this.

## Connecting PS2 Mouse Interface to DE1-SoC

Unlike the keyboard when you plug in the PS2 mouse interface to the DE1-SoC board it does not automatically work. It must be programmed before it will transmit information. After being programmed it will send 3 bytes of data. The format of how each 3 byte packet looks like can be seen in **figure 78**.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 0	Y overflow	X overflow	Y sign	X sign	Always 1	Middle button	Right button	Left button
Byte 1	X movement							
Byte 2	Y movement							

**Figure 78 - 3 byte packet sent by mouse**

- **Byte 0** gives information about button pushes and whether the X or Y motion is a positive or negative value. More will be explained about this later in this tutorial.
- **Byte 1** gives information about the movement of the X motion. This value is a 9 bit 2's compliment value. So values are in the range of -255 to +255.
- **Byte 2** gives information about the movement of the Y motion. This value is a 9 bit 2's compliment value. So values are in the range of -255 to +255.

Before we can examine what a streaming packet from the mouse looks like, we need to create a Verilog program that will initialize the streaming mode. By default when the mouse is plugged into the PS2 port it does not get initialized. To make the mouse go into streaming mode we need to write the HEX value FA to the mouse. In order for this to happen we need to do the follow;

- Create a slower clock using the 50 MHz clock as a reference and the dividing to get a 50 KHz clock. This is in the range of clock timing for the mouse.
- Generate a start pulse.
- Create a shift register to send and receive serial data from the mouse.
- Make sure valid data has been sent. As just explained HEX FA needs to be sent to the mouse to initialize streaming mode.
- Create a tri state buffer that allows both data and clock signals to be sent and received.

Let us investigate this by down loading the following zip file;

<http://www-ug.eecg.utoronto.ca/desl>

**Select** -DE1-SoC>DESL Online Tutorials>mouse\_part1.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **mouse**. Compile the project. Let's examine the code and see if all of the above conditions have been

met. While in Quartus open up mouse.v and scroll down to line 45. You should see the following lines of Verilog code. See **figure 79**.

- In line 45 we set the reference frequency to 50 MHz.
- In line 46 we set the desired frequency to 50 KHz.
- In line 53 to line 75 we create a state machine which constantly divides the 50 MHz clock until it equals our desired clock. At that point the output signal **CLK** line 73 is toggled. This in turn generates our 50 KHz clock.

```
43 ////////////////////////////////////////////////////////////////////
44
45 parameter clk_freq = 50000000; // 50 Mhz
46 parameter ps2_freq = 50000; // 50 KHz
47 parameter mouse_stream = 9 'b011110100; // streaming mouse with parity F4
48
49 ////////////////////////////////////////////////////////////////////
50 // clock divider from 50 MHz to 50 KHz //
51 ////////////////////////////////////////////////////////////////////
52
53 always @ (posedge clk_50 or negedge reset)
54 begin
55     if (!reset)
56     begin
57         clk_div <= 0; // counter
58         clk <= 0; // frequency
59
60     end
61
62     else
63
64     begin
65
66         if (clk_div < (clk_freq/ps2_freq) ) // keeps dividing until reaches desired frequency
67         clk_div <= clk_div + 1;
68
69
70     else
71     begin
72         clk_div <= 0;
73         clk <= ~clk; // 50 KHz clock used for ps2 clock circuit
74     end
75 end
76 end
77
```

**Figure 79 - clock divide code from 50 MHz to 50 KHz.**

Now scroll a little further down to line 83. Here we are creating a state machine which will tell the mouse to start the clock. When send\_enable (swt 2) is active high the clk\_count will increment. See **figure 80**.

```

79  ////////////////////////////////////////////////////
80  /// serial clock state machine ///
81  ////////////////////////////////////////////////////
82
83  always @(negedge reset or posedge clk ) begin
84      if (!reset) clk_counter = 4'b1111;
85      else begin
86          if (send_enable==0)
87              clk_counter=0;
88          else
89              if ((clk_counter < 7'd9) & (clk_stop ==0)) clk_counter = clk_counter + 1;
90      end
91  end
92

```

**Figure 80 -clock counter enabled and increments.**

Now scroll to line 97. The Verilog code from 97 to line 125 acts as shift register and at each increment of clk\_counter a new value of PSCLK is put on the PS2\_CLK line.

```

93  ////////////////////////////////////////////////////
94  // counter for PS2 clock ///
95  ////////////////////////////////////////////////////
96
97  always @ (negedge reset or posedge clk ) begin
98
99      if (!reset) begin clk_stop = 0; send_start = 1 ; PSCLK = 1; end
100     else
101     case (clk_counter)
102
103         // begin clock load command pulse ~ 100 120 us
104
105         4'd0 : begin clk_stop = 0; send_start = 1; PSCLK = 1; send_data = 0; trigger_data = 0; end // send command
106
107         4'd1 : begin clk_stop = 0; send_start = 1; PSCLK = 0; send_data = 0; trigger_data = 0;end // active clock low
108
109         4'd2 : begin clk_stop = 0; send_start = 1; PSCLK = 0; send_data = 0; trigger_data = 0; end // active clock low
110
111         4'd3 : begin clk_stop = 0; send_start = 1; PSCLK = 0; send_data = 0; trigger_data = 0;end // active clock low
112
113         4'd4 : begin clk_stop = 0; send_start = 1; PSCLK = 1; send_data = 1; trigger_data = 1;end // await data transmission
114
115         4'd5 : begin clk_stop = 0; send_start = 0; PSCLK = 1; send_data = 1; trigger_data = 1; end // keep data enabled
116
117         4'd6 : begin clk_stop = 0; send_start = 0; PSCLK = 1; send_data = 1; trigger_data = 1; end // keep data enabled
118
119         4'd7 : begin clk_stop = 0; send_start = 0; PSCLK = 1; send_data = 1; trigger_data = 1; end // keep data enabled
120
121         4'd8 : begin clk_stop = 0; send_start = 0; PSCLK = 1; send_data = 1; trigger_data = 0; end // tri state data
122
123         4'd9 : begin clk_stop = 1; send_start = 0; PSCLK = 1; send_data = 1; trigger_data = 0; end // stop counter
124
125     endcase
126
127 end

```

**Figure 81- Serial shift register PS2 Clock**

- The signal PSCLK represents the serial clock signal on the bus.
- The Signal send\_data is used to enable the serial data bus. When active high serial data can be transmitted.

- The signal `send_start` is used to determine if the clock signal is tri state or not. When `send_start` is active low it is tri state. See line 208 **figure 82**.
- The code in **Figure 80** and **Figure 81** are used to create the PS2. Serial clock.
- The code from 133 to 201 is the combined state machine that is used to create the serial shift register and tri state buffer for the PS2 serial bus. Depending on `send_recieved` or `trigger_data` being active high the signal **PSO** is transmitted on the `ps2_data` signal. See line 209 **figure 82** below. It will be up to you to verify the above.
- The mouse will send the HEX value **FA** which indicates the mouse is enabled and X and Y movement values will be sent by the mouse.
- One further point to be made. The serial initialization data must be sent with odd parity. So since the HEX value is HEX F4 it is odd already. Therefore the parity bit is 0. See in line 47 **figure 79**.
- Now download the `mouse.sof` file to the DE1-SoC.


```

208     assign ps2_clk = send_start ? PSCLK : 1'bz; //bi-directional
209     assign ps2_data = (send_recieved | trigger_data) ? PSO : 1'bz; //bi-directional
210

```

**Figure 82 - PS2 Clk and data assignment statements**

Connect the digital leads 0- 15 (gray) from the MSO-X-3024A to the JP1 (GPIO-0) pin 0 to 15. Connect the ground leads (Black) to pin 12 and 30 on the JP1(GPIO) 40 pin header. Use **figure 83** as a reference on how the pins should be hooked up.






Figure 83 – Pin out GPIO-0 40 pin header

- Press **Digital**.
- Enable **D0-D8**. Disable the other digital lines.
- Set scale to be **medium**
- Press **Label** and rename D0-D8 according to **table 20** column 4.
- Press **Digital**.
- Press **Bus**.
- Create a bus for D15-D9.
- Press **back**.

40 pin HeaderJP0	Pin assignment	Digital lead default name	Rename label
GPIO[0]	AC18	D0	CLK
GPIO[1]	Y17	D1	PS2_CLK
GPIO[2]	AD17	D2	PS2_DATA
GPIO[3]	Y18	D3	SEND_REC
GPIO[4]	AK16	D4	SEND_START
GPIO[5]	AK18	D5	TRIG_DAT
GPIO[6]	AK19	D6	CLK_STOP
GPIO[7]	AJ19	D7	RESET
GPIO[8]	AJ17	D8	SEND_ENBLE
GPIO[9]	AJ16	D9	Address0
GPIO[10]	AH18	D10	Address1
GPIO[11]	AH17	D11	Address2
GPIO[12]	AG16	D12	Address3
GPIO[13]	AE16	D13	Address4
GPIO[14]	AF16	D14	Address5
GPIO[15]	AG17	D15	Address6

## Table 20 pin out mouse part 1

### Table 21-assignments for Keyboard tutorial

- Set delay to **1.000 ms**.
- Set **horizontal** frequency to **500.0 u/s**.
- Make sure all **switches** on the DE1-SoC are down.
- Press **Trigger**.
- Select **Edge** trigger.
- Set **SEND\_ENABLE** as Trigger.
- Set **rising Edge** as slope.
- Connect a PS2 mouse to the PS2 connector on the DE1-SoC (Top left of board).
- Press **Digital**.
- Press **Single** to trigger event.
- Move **switch 0** up on the DE1-SoC board. This resets all the counters
- Move the mouse. Notice that neither the **PS2\_CLK** nor the **PS2\_DATA** state value changes on the scope. Look at **figure 84** bottom right. This means that the mouse is still reset.
- Move **switch 1** up on the DE1-SoC board

The result should look like **figure 84**.





Figure 84 - trigger command for enabling stream data mode

We can make several observations from this trigger event.

- **TRIG\_DAT** and **SEND\_REC** are the direction enable for the PS2\_DATA signal. When at least one of the signals is active high serial data is sent to the mouse from the FPGA, based on the value at PSO, otherwise the signal is tri-stated. See line 209 of the Verilog code for further verification **figure 82**.
- **SEND\_START** is the direction enable for the PS2\_CLK. When active high serial data is sent to the mouse from the FPGA, based on the value at PSCLK, otherwise the signal is tri-state. See line 208 of the Verilog code for further verification **figure 82**.
- You can see that the transfer has two parts to it.
- The command transfer and then the acknowledge transfer that is sent by the mouse to verify the value that was sent.
- Press **Zoom**
- Set **Horizontal** to 100 us.
- The result should look like **figure 85**.



**Figure 85 - zoom in of transfer sequence**

Here we get a better view of the counter.

- Notice that at count HEX **0A** the command transfer is over.
- As you can see data transfer is low bit to high bit (Little Endian).

- Parity for all transfers is always odd. In this case since the number of high bits is odd already, the parity bit is low.
- If you scroll the **Delay** dial to the end of the command transfer you will notice that the counter is at HEX 17 which equates to the digital value of 23.
- If you go to line 197 of the Verilog code you will notice that send\_stop goes active high. This causes the counter to stop counting.
- At this point the command load has finished and the mouse is in stream mode

We can verify this by the fact that if you move the mouse both the PS2-CLK and PS2-DATA become active. Now we need to create a state machine that can capture the streaming data information. We will do this in part 2 of this tutorial.

This concludes part one of the mouse tutorial.

## Part 2 mouse tutorial- creating serial shift register to save streaming data

In Part 1 we concentrated on creating a command serial transfer register to initialize the mouse. We used this register to send HEX F4 to activate streaming mode on the mouse.

In Part 2 we will be creating a serial transfer register that will capture streaming data from the PS2 data bus. From **figure 78** we know that there are three bytes that are transferred. We can use this information to do the following;

- Create a serial register that captures all three bytes.
- Extract data values from serial register and store them into three registers
- The first register would be an 8 bit value that would hold information about button pushes and the signed value of the X and Y movements.
- The second register would be a 9 bit 2's complement value which determines the x movement of the mouse.
- The third register would be a 9 bit 2's complement value which determines the y movement of the mouse.
- Create a state machine that would detect if a button on the mouse had been pushed.
- Create a state machine that will store two sequential x values. Determine if the movement has changed and whether the mouse is moving left or right.
- Create a state machine that will store two sequential y values. Determine if the movement has changed and whether the mouse is moving up or down.
- Using the HEX display we can display the movement of the mouse or which button was pushed.

Now that we have created a list of goals we can create the Verilog code to accomplish this task. Download the following zip file;

<http://www-ug.eecg.utoronto.ca/desi>

**Select** –DE1-SoC>DESL Online Tutorials>mouse\_part2.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **mouse**. Compile the project. Let's examine the code and see if all of the above conditions have been met. For this tutorial we have two Verilog files, **mouse.v** and **transmit.v**. Open up **transmit.v** and scroll down to line 116. You should see the following lines of Verilog code. See **figure 86**. The purpose of this code is as follows.

- It will only become active once the mouse has been programmed and streaming mode is working. If you look at line 118 counter xy\_counter will not increment until **enable\_send** is active high.
- In line 136 the condition sync\_time is determined. This states that as long as xy\_counter is less than digital value 32 it will keep incrementing. Once the xy\_counter reaches digital value 32 the counter is reset and will repeat the above sequence again.
- These two state machines just mentioned work in tandem to load the three bytes from each mouse transmission.

```

116 always @(negedge enable_send or posedge ps2_clk) begin
117
118     if (!enable_send)
119
120     begin
121         xy_counter = 7'b0; // reset counter
122     end
123
124     else begin
125
126         if ( sync_time)
127             xy_counter = 7'b0;
128
129         else
130             xy_counter = xy_counter + 1;
131         end
132
133     end
134
135
136     wire sync_time = (xy_counter < 7'd32)? 1'b0 : 1'b1; // end of each load cycle
137
138
139 always @( negedge enable_send or negedge ps2_clk) begin
140
141     if (!enable_send) begin xyb_stop = 0 ; end
142     else
143     case (xy_counter)
144
145         // begin load byte 0
146         7'd0 : begin xyb_value[0] = ps2_data ; xyb_stop = 0; end // bit 0 - start
147
148         7'd1 : begin xyb_value[1] = ps2_data ; xyb_stop = 0; end // bit 1 - valid bit 0 (left button)
149
150         7'd2 : begin xyb_value[2] = ps2_data ; xyb_stop = 0; end // bit 2 - valid bit 1 (right button)
151
152         7'd3 : begin xyb_value[3] = ps2_data ; xyb_stop = 0; end // bit 3 - valid bit 2 (middle button)
153
154         7'd4 : begin xyb_value[4] = ps2_data ; xyb_stop = 0; end // bit 4 - valid bit 3 (always high)
155
156         7'd5 : begin xyb_value[5] = ps2_data ; xyb_stop = 0; end // bit 5 - valid bit 4 (x sign)
157

```

Figure 86- serial shift register capture 3 byte streaming data

Scroll down to line 227. The code will look like figure 87.

```

220 //////////////////////////////////////
221 /// store values in 8 bit register for ///
222 /// button pushes middle left right ///
223 /// x and y value ///
224 //////////////////////////////////////
225
226
227 always @ ( posedge clk ) begin
228
229     if (xyb_stop) begin
230
231         b_value [7:0] <= xyb_value [8:1];
232         x_value [8:0] <= xyb_value [19:11];
233         y_value [8:0] <= xyb_value [30:22];
234
235     end
236 end

```

Figure 87 - three byte save registers.

Here we are extracting the information from the 33 bit xyb\_value register and putting them into three byte register.

- B\_value register which is 8 bits and gives information about which button on the mouse has been pressed and also if the sign value for x or y is positive or negative. Notice that only the bits that refer to this register are extracted. [bits 8 down to 1] More will be explained about the sign value later in this tutorial.
- X\_value register which is 9 bits, gives information about the direction of the x movement of the mouse (left or right). Notice that only the bits that refer to this register are extracted. [bits 19 down to 11]
- Y\_value register which is 9 bits, gives information about the direction of the y movement of the mouse (up or down). Notice that only the bits that refer to this register are extracted. [bits 19 down to 11]

From point 6 of our requirement list we need to create a state machine to detect if a button has been pushed. Scroll down to line 242, see **figure 88**.

```
239 ////////////////////////////////////////////////////////////////////
240 /// Testing to see which button was pushed ///
241 ////////////////////////////////////////////////////////////////////
242 always @ ( posedge clk or negedge enable_send ) begin
243
244     if (!enable_send) begin
245         // default setting
246         hex_out5 = dash;
247         hex_out4 = dash;
248         end
249
250     else
251
252         case (b_value [3:0])
253
254             4'b1100: begin hex_out5 = HEX_11; hex_out4 = middle; end // middle button
255             4'b1010: begin hex_out5 = HEX_11; hex_out4 = right; end // right button
256             4'b1001: begin hex_out5 = HEX_11; hex_out4 = left; end // left button
257             4'b1000: begin hex_out5 = dash; hex_out4 = dash; end // no button push
258
259         endcase
260
261     end
---
```

**Figure 88 - button push detector state machine**

From figure 78 we know that the first 3 bits of byte 1 indicate if a button has been pushed. If all three bits are low then no button has been pushed. If any of the three bits goes high then a button has been pushed. This state machine takes care of all the conditions just explained. HEX displays 4 and 5 on the DE1-SoC are used to display the result.

From points 7 and 8 of our requirement list we need to get two consecutive X and Y values in order to do a compare. Scroll to line 267. It will look like **figure 89**.

```

266
267 always @ ( posedge xyb_stop ) begin
268
269     if (!reset) begin counter_xy = 2'b0; end
270
271     else
272
273         counter_xy = counter_xy +1;
274     end
275
276
277     //////////////////////////////////////
278     ////   testing y movement   ////
279     //////////////////////////////////////
280
281
282 always @ ( posedge clk or negedge enable_send ) begin
283
284     if (!enable_send)
285     // default setting
286     begin
287     state_value_y = load_value_y1;
288     y_first = 8'b1;
289     y_second = 8'b1;
290     hex_out1 = dash;
291     hex_out0 = dash;
292     end
293
294     else
295
296     case (state_value_y)
297     load_value_y1: //000
298     // load first y value
299     begin
300
301         if (!counter_xy[0])
302             y_first = y_value;
303         else
304             state_value_y = load_value_y2;
305     end

```

**Figure 89 - X\_value two byte capture**

- Here notice that xyb\_stop is used as a clock. From line 214 of the **transmit.v** code you will notice if it goes from active low to active high **counter\_xy** increments as long as **reset** is active high. When **xyb\_stop** goes active high, the three byte transfer is complete. It is at this point that valid values can be loaded into the X\_value and Y\_value register.
- Scroll down to line 282. Here we have a state machine which will get two consecutive y\_values.
- If you scroll down to line 376 you will notice that there is identical state machine to get two consecutive x\_values.

There is more to the state machine than just mentioned, but before we continue let's look at the signals just mentioned on the MSO-X-3024A scope. All pins from part 1 should still be connected. If not reconnect using **figure 83** as a reference.

- Press **Digital**.
- Enable D0 –D2 and disable D3-D15
- Press label and rename D0 to D2 as in column 4 **table 22**
- Set **Scale** to large.
- Press **bus**.
- Enable **BUS 1**. Select D3-D9
- Enable **BUS2**. Select D10-D15.
- Re-Label **BUS1** to X\_VALUE. See **table 22** column 4 as reference
- Re-label **BUS2** XY\_COUNTER. See **table 22** column 4 as reference.

40 pin HeaderJPO	Pin assignment	Digital lead default name	Rename label
GPIO[0]	AC18	D0	XYB_STOP
GPIO[1]	Y17	D1	PS2_CLK
GPIO[2]	AD17	D2	PS2_DATA
GPIO[3]	Y18	D3	X_VALUE
GPIO[4]	AK16	D4	X_VALUE
GPIO[5]	AK18	D5	X_VALUE
GPIO[6]	AK19	D6	X_VALUE
GPIO[7]	AJ19	D7	X_VALUE
GPIO[8]	AJ17	D8	X_VALUE
GPIO[9]	AJ16	D9	X_VALUE
GPIO[10]	AH18	D10	XY_CNTER
GPIO[11]	AH17	D11	XY_CNTER
GPIO[12]	AG16	D12	XY_CNTER
GPIO[13]	AE16	D13	XY_CNTER
GPIO[14]	AF16	D14	XY_CNTER
GPIO[15]	AG17	D15	XY_CNTER

**Table 22 - pin assignments part2 mouse lab**

- Press **Trigger**.
- Set **XYB\_STOP** as Trigger.
- Set **Rising Edge** as slope.
- Set **Delay** to -1.500 ms
- Set **Horizontal** to 500 us
- Download mouse.sof file to DE1-SoC board
- Make sure all switches on DE1-SoC are down
- Move **switch 0** up ( This resets all counter to zero)
- Press **Single** to trigger an event.
- Move **switch 1** up ( This loads the command register with **FA** and enables streaming mode)  
From part 1.

- Move the mouse in any direction.

The result should look like **figure 90**.



**Figure 90 - trigger event streaming mode**

Here we can see that each streaming transfer is 3 bytes. We can make several observations.

- When **XYB\_STOP** is active low streaming data is transfer from the mouse.
- We use this to enable the **XY\_COUNTER** .
- **XY\_COUNTER** is reset to zero at the end of the transfer and will begin counting again when the next transfer happens and **XYB\_STOP** goes low again.
- Move the mouse to the right and notice that the active state values of signals X\_VALUE (Digital pins [9-3] ) for the most part are active low except for possibly the lower three.
- Now move the mouse to the left and notice that the active state signals X\_VALUE (Digital pins [9-3] ) for the most part are active high except for possible the lower three bits.
- From this we can conclude that when the mouse is moving in a positive (right) direction data values are sign positive.
- If the mouse moves in a negative (left) direction data values are sign negative.

Earlier we told you that the 9 bit movement value was 2s compliment. So since this is a 9 bit value  $2^9 = 512$ . So the range of values goes from -255 to +255.

- Any value from -255 to 0 is a left movement of the mouse so bit 8 always 1.
- Any value from 0 to 255 is a right movement of the mouse, so bit 8 is always 0.
- If the first and second movement value [bit 8] are active low then the movement is going right
- If the first and second movement value [bit 8] are active high then the movement is going left
- We can use this information to show the direction in which the mouse is going.
- Scroll to line 411 of the **transmit.v** code. See **figure 91**.
- Here we have create the 4 possible conditions that can happen with each change of movement of the the mouse
- Both x\_first and x\_second are active high (left movement)
- X\_first is low and x\_second is active high (left movement)
- Both x\_first and x\_second are active low (right movement)
- X\_first is high and x\_second is active low (right movement)

```

410 ///////////////////////////////////////////////////////////////////
411     test_sign_x://010
412 // compare to find direction
413     begin
414
415     if (x_first[8] & x_second[8]) // both high values
416         state_value_x = compare_left;
417     else if
418         (!x_first[8] & x_second[8] ) // first low and second high
419         state_value_x = compare_left;
420     else if
421         (x_first[8] & !x_second[8]) // first high and second low
422         state_value_x = compare_right ;
423     else if
424         (!x_first[8] & !x_second[8]) // both low values
425         state_value_x = compare_right;
426
427     else
428
429         state_value_x = test_sign_x; // once condition must be met
430
431     end
432
433 ///////////////////////////////////////////////////////////////////

```

**Figure 91 - test and compare for left or right movement**

Once the result has been determined the HEX display will display the result. The same concept can be applied for the y moment of the mouse Scroll to line 314. There you will find a similar state machine but it determines up and low movement of the mouse.

The result on the display will look like **figure 92**

```

442 /////////////////////////////////////////////////// 348 ///////////////////////////////////////////////////
443     compare_left: // 110          349     compare_down: // 100
444 // display value on HEX display  350 // display HEX value
445 begin                               351 begin
446                                     352
447     hex_out3 = left;                353     hex_out1 = HEX_13;
448     hex_out2 = HEX_15;              354     hex_out0 = middle;
449     state_value_x = no_change_x;    355     state_value_y = no_change_y;
450 end                                   356 end
451 /////////////////////////////////////////////////// 357 ///////////////////////////////////////////////////

```



```

442 /////////////////////////////////////////////////// 339 ///////////////////////////////////////////////////
443     compare_left: // 110          340     compare_up: //011
444 // display value on HEX display  341 // display HEX value
445 begin                               342 begin
446                                     343     hex_out1 = you;
447     hex_out3 = left;                344     hex_out0 = pee;
448     hex_out2 = HEX_15;              345     state_value_y = no_change_y;
449     state_value_x = no_change_x;    346 end
450 end                                   347
451 /////////////////////////////////////////////////// 348 ///////////////////////////////////////////////////

```



```

433 /////////////////////////////////////////////////// 339 ///////////////////////////////////////////////////
434     compare_right: // 101         340     compare_up: //011
435 // display value on HEX display  341 // display HEX value
436 begin                               342 begin
437     hex_out3 = right;                343     hex_out1 = you;
438     hex_out2 = tee;                  344     hex_out0 = pee;
439     state_value_x = no_change_x;    345     state_value_y = no_change_y;
440 end                                   346 end
441                                     347
442 /////////////////////////////////////////////////// 348 ///////////////////////////////////////////////////

```



```

433 /////////////////////////////////////////////////// 339 ///////////////////////////////////////////////////
434     compare_right: // 101 340     compare_up: //011
435 // display value on HEX display 341 // display HEX value
436 begin 342 begin
437     hex_out3 = right; 343     hex_out1 = you;
438     hex_out2 = tee; 344     hex_out0 = pee;
439     state_value_x = no_change_x; 345     state_value_y = no_change_y;
440     end 346     end
441 347
442 /////////////////////////////////////////////////// 348 ///////////////////////////////////////////////////

```



**Figure 92 - HEX values describing direction of mouse**

- HEX display 0 and 1 are used to display the result of the y movement of the mouse
- HEX display 2 and 3 are used to display the result of the x movement of the mouse
- HEX display 4 and 5 display the button pushes. If nothing is pressed then the display shows dashes, **br** (right button) , **bm** (middle button) and **bl** (left button)

**Note** this is the course directional movements of the mouse and takes the most basic movements of the mouse into consideration. More involved compare statements would have to be done to get accurate mouse movement.. This just gets the concept across as to how to decode the basic mouse movements. Optionally you can further add code to take into account the more accurate movement of the mouse.


This concludes the mouse tutorial.

## Audio interface

The audio interface is a Wolfson **WM8731** CODEC (analog to digital converter [**ADC**] and digital to analog converter [**DAC**]). For further information on this audio interface follow the link below.

[http://www-ug.eecg.utoronto.ca/desi/manuals/Wolfson\\_audio.pdf](http://www-ug.eecg.utoronto.ca/desi/manuals/Wolfson_audio.pdf)

**Figure 93** gives an overview of how the audio CODEC chip is connected to the FPGA and the pin assignments.



Signal Name	FPGA Pin No.	Description
AUD_ADCLK	PIN_K8	Audio CODEC ADC LR Clock
AUD_ADCDAT	PIN_K7	Audio CODEC ADC Data
AUD_DACLK	PIN_H8	Audio CODEC DAC LR Clock
AUD_DACDAT	PIN_J7	Audio CODEC DAC Data
AUD_XCK	PIN_G7	Audio CODEC Chip Clock
AUD_BCLK	PIN_H7	Audio CODEC Bit-stream Clock
I2C_SCLK	PIN_J12 or PIN_E23	I2C Clock
I2C_SDAT	PIN_K12 or PIN_C24	I2C Data

Figure 93 - interface of Audio CODEC to FPGA

Some of the key features of this chip are as follows;

- Programmable I2C serial interface.
- Multiple baud rate settings going from 8K to 96K.
- Master mode or slave mode setting.
- Internal clock that can be set depending on the mode setting.
- Multiple bit length ranging from 16 bits to 32 bits.
- 2 inputs [line input and microphone input]
- 1 output to speaker [line out].

This CODEC has multiple uses in industry but for the purpose of this tutorial we will configure as;

- Master mode.
- 48 KHz baud rate.
- A microphone input.
- A speaker output.

In order to do this we will use the I2C (Inter- Integrated Circuit) protocol to program the Audio CODEC. If you are not familiar with this protocol go back to **page 5** of this manual and it will give you all the details about it and also a tutorial on how it works.

**Page 46 table 29**, of the Wolfson\_audio manual gives an overview of all the registers that need to be programmed. The table will look like **figure 94**.

REGISTER	B 15	B 14	B 13	B 12	B 11	B 10	B 9	B8	B7	B6	B5	B4	B3	B2	B1	B0
R0 (00h)	0	0	0	0	0	0	0	LRIN BOTH	LIN MUTE	0	0	LINVOL				
R1 (02h)	0	0	0	0	0	0	1	RLIN BOTH	RIN MUTE	0	0	RINVOL				
R2 (04h)	0	0	0	0	0	1	0	LRHP BOTH	LZCEN	LHPVOL						
R3 (06h)	0	0	0	0	0	1	1	RLHP BOTH	RZCEN	RHPVOL						
R4 (08h)	0	0	0	0	1	0	0	0	SIDEATT	SIDETONE	DAC SEL	BY PASS	INSEL	MUTE MIC	MIC BOOST	
R5 (0Ah)	0	0	0	0	1	0	1	0	0	0	0	HPOR	DAC MU	DEEMPH	ADC HPD	
R6 (0Ch)	0	0	0	0	1	1	0	0	PWR OFF	CLK OUTPD	OSCPD	OUTPD	DACPD	ADCPD	MICPD	LINEINPD
R7 (0Eh)	0	0	0	0	1	1	1	0	BCLK INV	MS	LR SWAP	LRP	IWL		FORMAT	
R8 (10h)	0	0	0	1	0	0	0	0	CLKO DIV2	CLKI DIV2	SR				BOSR	USB/NORM
R9 (12h)	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	ACTIVE
R15(1Eh)	0	0	0	1	1	1	1	RESET								
	ADDRESS							DATA								

**Figure 94-I2C programmable registers**

Here we see there are a total of 11 different register (R0 – r9, R15) For the purpose of this tutorial R15 can be ignored.

At power up the registers are reset to a default value but that may not be the desired value.

**Table 23** shows what the values should be set to. An explanation is given for what each update does.

register	Address and Value (HEX)	Explanation
R0	001A	Volume setting for left channel input
R1	021A	Volume setting for right channel input
R2	047B	Volume setting for left channel output
R3	067B	Volume setting for right channel output
R4	08FC	Analog control and input enable (set for Microphone )
R5	0A06	Digital audio control setting (set to 48 KHz)
R6	0C00	Power on setting as opposed to power down setting
R7	0E4A	Format setting ( I2C protocol) mode setting ( Master mode )
R8	1000	Sampling control stays to same
R9	1201	Set Audio CODEC to active as opposed to inactive

**Table 23 - I2C setting for this tutorial**

We can now create an I2C serial protocol interface to load the values from **table 23** into the audio CODEC internal registers.

From the video tutorial we already developed Verilog code to generate and load I2C values. We can use this code and modify it to work with the audio CODEC chip. The following Verilog code is an example of what it should look like. Download the following zip file;

<http://www-ug.eecg.utoronto.ca/desl>

**Select** –DE1-SoC>DESL Online Tutorials>audio\_part1.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **audio**. Compile the project. Let's examine the code. For this tutorial there are three Verilog files;

- **audio.v**- Is the main program where all the input and output signals are for the audio CODEC chip. It also has all the connections for the GPIO-0 40 pin header which will be connected to a logic analyzer. This will be used to view the signals and verify data.
- **i2c\_av\_cfg.v** – This module is used to create a state machine which updates the address and data values that will be programmed into the audio CODEC chip via the sdata I/O pin.
- **i2c\_programmer.v** - This module is used to transmit serially data and clock according to the I2C protocol. Clock pin [sclk] and data pin [sdat].

Open up **audio.v** and scroll down to line 84. The Verilog code should look like **figure 95**. The purpose of this code is to create the 12.288 MHz input needed for the **AUD\_XCK** input on the audio CODEC chip. From **page 10** of the Wolfson\_audio manual you will see this is the required input frequency to create the proper audio frequency **48 KHz**, see **R5** in **table 23**.

```

80 ////////////////////////////////////////////////////////////////////
81 // I2C clock (50 Mhz) used for DE1-SoC video in chip //
82 ////////////////////////////////////////////////////////////////////
83
84 always @ (posedge i2c_clk or negedge RESET)
85 begin
86     if (!RESET)
87     begin
88         mi2c_clk_div <= 0;
89         mi2c_ctrl_clk <= 0;
90     end
91
92     else
93
94     begin
95
96         if (mi2c_clk_div < (clk_freq/i2c_freq) ) // keeps dividing until reaches desired frequency
97         mi2c_clk_div <= mi2c_clk_div + 1;
98
99         else
100        begin
101            mi2c_clk_div <= 0;
102            mi2c_ctrl_clk <= ~mi2c_ctrl_clk;
103        end
104    end
105 end
106
107 always @(negedge RESET or posedge CLOCK) begin
108 if (!RESET) SD_COUNTER = 7'b1111111;
109 else begin
110 if (GO==0)
111     SD_COUNTER=0;
112     else
113     if ((SD_COUNTER < 7'b1110111) & (TRN_END ==0)) SD_COUNTER = SD_COUNTER + 1;
114 end
115 end

```

Figure 95 - clock input for AUD\_XCk

Open up `i2c_cfg.v` and scroll down to line 42. See **figure 96**. This parameter represents the total size of all the registers that need to be programmed. In this case it is 10. Line 46 to line 55 indicates what registers on the audio CODEC chip will be programmed as the counter increments from 0 to 9. Each parameter represents a count value with a name attached to it.

```

40 // LUT data size value for both audio and video register
41
42 parameter LUT_size = 10; // number of values loaded both audio and serial
43
44 //Audio register values ( 9 in total)
45
46 parameter set_lin_l = 0;
47 parameter set_lin_r = 1;
48 parameter set_head_l = 2;
49 parameter set_head_r = 3;
50 parameter a_path_cntrl = 4;
51 parameter d_path_cntrl = 5;
52 parameter power_on = 6;
53 parameter set_format = 7;
54 parameter sample_cntrl = 8;
55 parameter set_active = 9;
56

```

Figure 96 - parameter names of registers

Scroll to line 60, see **figure 97**. This state machine uses the information from **figure 96** to update the serial I2C register with the data and address value. From line 68 we see at reset the LUT\_index (a counter) is 0. After each consecutive load of the register value the counter will be incremented as indicated by lined 105, see **figure 97**. Once LUT\_size reaches the value of 10 the load is complete and stops. This is indicated by the statement in line 77, see **figure 97**.

```

60  always @ (posedge clk or negedge reset)
61
62  begin
63
64      if (!reset)
65
66          begin
67
68              LUT_index  <= 0;
69              mstep      <= 0;
70              mgo        <= 0;
71
72          end
73      else
74
75          begin
76
77              if (LUT_index < LUT_size)
78              begin
79
80                  case(mstep)
81                  0: begin
82                      if (SCLK)
83
84                          i2c_data <= {8'h34,LUT_data};
85
86                          mgo <= 1;
87                          mstep <= 1;
88                      end
89
90                  1: begin
91
92                      if (mend)
93                      begin
94
95                          if (mack)
96                          mstep <= 2;
97                          else
98                          mstep <= 0;
99                          mgo <= 0;
100                     end
101                     end

```

```

103 2: begin
104
105     LUT_index <= LUT_index + 1;
106     mstep <= 0;
107
108     end
109
110     endcase
111 end
112 end
113 end
114
115
116 always
117
118 begin
119
120 case ( LUT_index)
121
122 // audio config values
123
124 set_lin_l      : LUT_data <= 16'h001a;
125 set_lin_r      : LUT_data <= 16'h021a;
126 set_head_l     : LUT_data <= 16'h047b;
127 set_head_r     : LUT_data <= 16'h067b;
128 a_path_cntrl  : LUT_data <= 16'h08fc;
129 d_path_cntrl  : LUT_data <= 16'h0a06;
130 power_on      : LUT_data <= 16'h0c00;
131 set_format     : LUT_data <= 16'h0e4a;
132 sample_cntrl  : LUT_data <= 16'h1000;
133 set_active     : LUT_data <= 16'h1201;

```

**Figure 97 - serial I2C address data update**

Now open `i2c_programmer.v` and scroll down to line 124, see **figure 98**. Note this is just part of the whole program. For the purpose of this explanation it is not necessary to show the entire Verilog code. This state machine takes the updated address and data values loaded in `i2c_av_cfg.v` and shifts it out onto the **SDAT** and **SCLK** lines using the I2C format. There is some handshaking that takes place between the `i2c_programmer.v` module and the `i2c_av_cfg.v` module to make sure all the data and address values are loaded into the audio CODEC chip registers. Review the code to see how both modules interact with each other.

```

122 always @ (negedge RESET or posedge CLOCK) begin
123
124   if (!RESET) begin ACK1 = 0; ACK2 = 0; ACK3 = 0; TRN_END = 1; ACK_enable = 1; SCLK = 1; SDO = 1; end
125   else
126     case (SD_COUNTER)
127
128
129
130       7'd0 : begin ACK1 = 0; ACK2 = 0; ACK3 = 0; TRN_END = 0; SDO = 1; SCLK = 1; ACK_enable =1; end
131       7'd1 : begin SD= (data_23); SDO = 0; end
132       // begin load
133       // slave address
134       7'd2 : begin SDO = SD[23]; SCLK = 0; end
135       7'd3 : begin SDO = SD[23]; SCLK = 1; end
136       7'd4 : begin SDO = SD[23]; SCLK = 1; end
137       7'd5 : begin SDO = SD[23]; SCLK = 0; end
138
139       7'd6 : begin SDO = SD[22]; SCLK = 0; end
140       7'd7 : begin SDO = SD[22]; SCLK = 1; end
141       7'd8 : begin SDO = SD[22]; SCLK = 1; end
142       7'd9 : begin SDO = SD[22]; SCLK = 0; end
143
144       7'd10 : begin SDO = SD[21]; SCLK = 0; end
145       7'd11 : begin SDO = SD[21]; SCLK = 1; end
146       7'd12 : begin SDO = SD[21]; SCLK = 1; end
147       7'd13 : begin SDO = SD[21]; SCLK = 0; end
148
149       7'd14 : begin SDO = SD[20]; SCLK = 0; end
150       7'd15 : begin SDO = SD[20]; SCLK = 1; end
151       7'd16 : begin SDO = SD[20]; SCLK = 1; end
152       7'd17 : begin SDO = SD[20]; SCLK = 0; end
153
154       7'd18 : begin SDO = SD[19]; SCLK = 0; end
155       7'd19 : begin SDO = SD[19]; SCLK = 1; end
156       7'd20 : begin SDO = SD[19]; SCLK = 1; end
157       7'd21 : begin SDO = SD[19]; SCLK = 0; end
158
159       7'd22 : begin SDO = SD[18]; SCLK = 0; end
160       7'd23 : begin SDO = SD[18]; SCLK = 1; end
161       7'd24 : begin SDO = SD[18]; SCLK = 1; end
162       7'd25 : begin SDO = SD[18]; SCLK = 0; end
163

```


Figure 98 - serial data shift register and SCLK

Using the MSO-X-3024A scope we can analyze these signals.

- Press **Digital**.
- Enable **D0-D7**. Disable the other digital lines.
- Set scale to be **medium**
- Press **Label** and rename D0-D7 according to **table 24** column 4.

40 pin HeaderJPO	Pin assignment	Digital lead default name	Rename label
GPIO[0]	AC18	D0	CTRL_CLK
GPIO[1]	Y17	D1	BCLK
GPIO[2]	AD17	D2	DACDAT
GPIO[3]	Y18	D3	DACLRCK
GPIO[4]	AK16	D4	ADCDAT
GPIO[5]	AK18	D5	ADCLRCK
GPIO[6]	AK19	D6	SCLK
GPIO[7]	AJ19	D7	SDAT

Table 24 - Name assignments for audio tutorial part1



**Figure 99 - Connecting MSO-X-3024A leads from scope to DE1-SoC 40 pin header (GPIO-0)**

- Connect leads to GPIO-0 header on DE1-SoC. See **figure 99**.
- Make sure all switches on DE1-SoC are down.
- Download **audio.sof** file to DE1-SoC.
- Press **Serial**.
- Press **Signals**.
- Select **D6** for SCL.
- Select **D7** for SDA.
- Press **Trigger**.
- Select **Serial1(I2C)**.
- Select **Start** as trigger mode.
- Set **Horizontal** 10ms.
- Set **Delay** 30ms.
- Press **Single**.
- **Note** that none of the digital channels are active. See **Figure 100**.
- Flop **Switch 0** up.

The trigger event should look like **figure 101**.




Figure 100 - no signal activity prior to trigger





Figure 101 - Programming internal I2C registers

- Press **Serial**.
- Set **Addr Size** to 8 bit.
- Press **Lister**.

The result will look like **figure 102**. Here we get an overview of all the address and data values being loaded into the audio CODEC via the I2C data bus. If you compare the values listed in **figure 102** and **table 23** they should be the same.



**Figure 102 - listing of all the program registers**

Once the Audio CODEC chip has been programmed the **BCLK**, **DACLCK**, **ADCLRCK** signals become active. **DACDAT** is inactive since it has not been programmed yet. This will be done in part 2 of this tutorial. **ADC DAT** is active but this is just random noise generated by the input.

- Press **Trigger**.
- Select **Edge** mode.
- Set **Source** BCLK.
- Set **Slope** to falling Edge.
- Set **Delay** to 0.0s.
- Set **Horizontal** to 500 us.

- Press **Single**.
- Press **Zoom**.
- Set **Horizontal** to 200 ns.

The result should look like **figure 103**.



**Figure 103 - Zoom in on BCLK**

- Press **Cursor**
- Press **Cursors**.
- Select **X1** move to rising edge of **BCLK**
- Select **X2** move to next rising edge of **BCLK**.
- The resulting delta frequency should be 1.25 MHz, see **figure 104**.



Figure 104 - measuring BCLK delta frequency

- Press **Cursors** again. This should remove the cursors from screen.
- Set **Horizontal** to 20 us

The result should look like **figure 105**.

- Notice we have a better view of the **ADCLRCK** and **DACLRCK** signals. To further understand what these signals mean open to **page 33** of the Wolfson\_audio manual and look at **figure 26**. It will look like **figure 106**.
- Here we see that when **ADCLRCK** signal is active high and on the positive edge of **BCLK** valid audio data is received by left channel of the audio CODEC.
- When **ADCLRCK** is active low and on the positive edge of **BCLK** valid audio data is received by the right channel of the audio CODEC.
- The same applies for **DACLRCK** the only difference is digital data is being converted to a serial output.
- When observing the trigger event in **Figure 105** we see that the signals are behaving in this manner. This indicates that the serial I2C internal registers have been properly programmed.
- Also **note** that **DACDAT** does not have any signal value on it. This is because we need to create a data register to convert the 32 bit audio value to a serial output.

- As noted earlier the signal values on the **ADCDAT** line are random noise. To get proper signal values a serial to parallel data register would need to be created.
- We will address both these register in part 2 of this tutorial.




Figure 105 - zoom out to look at left right channel enables for I2C format




Figure 26 Left Justified Mode

I<sup>2</sup>S mode is where the MSB is available on the 2nd rising edge of BCLK following a DACLRC or ADCLRC transition.

Figure 106 - copy of page 33 of Wolfson\_audio manual

This concludes this tutorial.

## Part 2 creating data register for audio in and out

In part1 our objective was to create an I2C data signal and clock signal to load address and data values, and transmit them to the internal register of the audio CODEC.

In part 2 we want to do the following;

- Create a serial to parallel data register which will capture analog data from the audio CODEC input.
- Create a parallel to serial register to send data out the analog output to a speaker.
- From **figure 106** we recall that when **ADCLRCK** and **DACLRCK** are active high, left channel analog data is captured or sent on rising edge of **BCLK**.
- When **ADCLRCK** and **DACLRCK** are active low, right channel analog data is captured or sent on the rising edge of **BCLK**.
- There are a total of 33 bits sent or received when either **ADCLRCK** or **DACLRCK** are active high or low. We will need to know this information when building the counter state machine.
- As an aside used the MSO-X-3024A scope setup from part1 to aid in verifying that the number of **BCLK** cycles between each **ADCLRCK** and **DACLRCK** level change is indeed 33.
- **Page 50** of the Wolfson\_audio manual indicates that the maximum size of any audio packet is 32 bits. Check out information under bit 3:2. We need to keep this in mind for the register.
- Another important point to keep in mind is that **MSB** is sent first, see **figure 106**.

The following Verilog code below is an example of what the code should look like. Download the following zip file;

<http://www-ug.eecg.utoronto.ca/desl>

Select –DE1-SoC>DESL Online Tutorials>audio\_part2.zip.

Create a directory and unzip the file. Using Quartus **new project wizard** create a new project called **audio**. Compile the project. Let's examine the code. For this tutorial we have five Verilog files, **audio.v**, **i2c\_programmer.v**, **i2c\_av\_cfg.v**, **serial\_adc.v** and **serial\_dac.v**.

Open **serial\_adc.v** and scroll down to line 45. Line 45 to line 64 is the counter enable for the right channel. When **adc\_lr** is active high the right channel counter is enabled. Line 68 to line 86 is the left channel counter enable. See **Figure 107**.

```

45  always @(negedge enable or posedge clk) begin
46
47      if (!enable)
48
49  begin
50
51      SADCRC_counter = 7'b0; // reset right channel counter
52  end
53
54  else begin
55
56      if (!adc_lr)
57      SADCRC_counter = 7'b0;
58
59
60      else
61      SADCRC_counter = SADCRC_counter + 1; // right channel captures audio
62  end
63
64  end
65
66  ///////////////////////////////////////////////////////////////////
67
68  always @(negedge enable or posedge clk) begin
69
70      if (!enable)
71
72  begin
73      SADCL_counter = 7'b0; // reset left channel counter
74
75  end
76
77  else begin
78
79      if (adc_lr)
80      SADCL_counter = 7'b0;
81
82
83      else
84      SADCL_counter = SADCL_counter + 1; // left channel captures audio
85
86  end
87

```

**Figure 107 - Left right channel enable**

The right counter (SADCRC\_counter) from **figure 107** is used to save right channel data. The left counter (SADCL\_counter) from **figure 107** is used to save left channel data.

```

90 always @ (negedge enable or negedge clk) begin
91
92
93 case (SADCL_counter)
94
95     // msb first
96     7'd0 : begin SADCL[32] = serial_adc ; end // bit 0 - start
97
98     7'd1 : begin SADCL[31] = serial_adc ; end // valid audio 31 left channel
99
100    7'd2 : begin SADCL[30] = serial_adc ; end // valid audio 30 left channel
101
102    7'd3 : begin SADCL[29] = serial_adc ; end // valid audio 29 left channel
103
104    7'd4 : begin SADCL[28] = serial_adc ; end // valid audio 28 left channel
105
106    7'd5 : begin SADCL[27] = serial_adc ; end // valid audio 27 left channel
107
108    7'd6 : begin SADCL[26] = serial_adc ; end // valid audio 26 left channel
109
110    7'd7 : begin SADCL[25] = serial_adc ; end // valid audio 25 left channel
111
112    7'd8 : begin SADCL[24] = serial_adc ; end // valid audio 24 left channel
113
114    7'd9 : begin SADCL[23] = serial_adc ; end // valid audio 23 left channel
115
116    7'd10 : begin SADCL[22] = serial_adc ; end // valid audio 22 left channel
117
118    7'd11 : begin SADCL[21] = serial_adc ; end // valid audio 21 left channel
119
120    7'd12 : begin SADCL[20] = serial_adc ; end // valid audio 20 left channel
121
122    7'd13 : begin SADCL[19] = serial_adc ; end // valid audio 19 left channel
123
124    7'd14 : begin SADCL[18] = serial_adc ; end // valid audio 18 left channel
125
126    7'd15 : begin SADCL[17] = serial_adc ; end // valid audio 17 left channel
127
128    7'd16 : begin SADCL[16] = serial_adc ; end // valid audio 16 left channel
129
130    7'd17 : begin SADCL[15] = serial_adc ; end // valid audio 15 left channel

```

**Figure 108 - left channel serial to parallel load**

At the negative edge of **clk** line 90 (figure 108) a new value is loaded from the analog input **serial\_adc** into **SADCL** and the counter is incremented.

- **Note** since audio data from the audio chip is updated on the positive edge of **Bclk** in order to make sure we get updated audio data values we have chosen to use the negative edge of the clock in line 90.
- **Note** that the load is MSB to LSB as was indicated in one of our points above.

Scroll to line 167 see figure 109. The behavior of this state machine is the same as figure 108 but instead it is for the right Channel. Both these state machines are used to get analog data from a sound source, which in this case will be a microphone and store it into a 33 bit register called **SADCL** and **SADCR**.

```

167 always @ (negedge enable or negedge clk) begin
168
169
170 case (SADCR_counter)
171
172 // msb first
173 7'd0 : begin SADCR[32] = serial_adc ; end // bit 0 - start
174
175 7'd1 : begin SADCR[31] = serial_adc ; end // valid audio 31 right channel
176
177 7'd2 : begin SADCR[30] = serial_adc ; end // valid audio 30 right channel
178
179 7'd3 : begin SADCR[29] = serial_adc ; end // valid audio 29 right channel
180
181 7'd4 : begin SADCR[28] = serial_adc ; end // valid audio 28 right channel
182
183 7'd5 : begin SADCR[27] = serial_adc ; end // valid audio 27 right channel
184
185 7'd6 : begin SADCR[26] = serial_adc ; end // valid audio 26 right channel
186
187 7'd7 : begin SADCR[25] = serial_adc ; end // valid audio 25 right channel
188
189 7'd8 : begin SADCR[24] = serial_adc ; end // valid audio 24 right channel
190
191 7'd9 : begin SADCR[23] = serial_adc ; end // valid audio 23 right channel
192
193 7'd10 : begin SADCR[22] = serial_adc ; end // valid audio 22 right channel
194
195 7'd11 : begin SADCR[21] = serial_adc ; end // valid audio 21 right channel
196
197 7'd12 : begin SADCR[20] = serial_adc ; end // valid audio 20 right channel
198
199 7'd13 : begin SADCR[19] = serial_adc ; end // valid audio 19 right channel
200
201 7'd14 : begin SADCR[18] = serial_adc ; end // valid audio 18 right channel
202
203 7'd15 : begin SADCR[17] = serial_adc ; end // valid audio 17 right channel
204
205 7'd16 : begin SADCR[16] = serial_adc ; end // valid audio 16 right channel
206

```



**Figure 109 - right channel serial to parallel load**

Open up **audio.v** and scroll to line 52 and 53 (figure 110). Now look a little further down to line 63 and 64 (figure 110). You will notice that **serial\_if** is connected to **SADCL** and **SDACL**. This means **serial\_if** acts as a buffer between analog input and output. The digital conversion and audio sync is done by the FPGA state machine. The same applies for the right channel **serial\_rt**.

Open up **serial\_dac.v** and scroll to line 87, see figure 111. Here again we have a counter and at each negative edge of **clk** (BCLK) the value in **SDACL** is loaded in **serial\_1**, see figure 111. Similarly the same takes place for the right channel the only difference is it is loaded in **serial\_2**, see figure 112. Now scroll to 39, see figure 113. Here the values from either **serial\_1** or **serial\_2** are sent out **serial\_dat** depending in the state value of **dac\_lr**.

If **dac\_lr** is active high **serial\_1** sends data out the DAC and when **dac\_lr** is active low **serial\_2** sends data out the DAC. We now have a full analog to digital and a digital to analog conversion.

```

49  serial_adc u2 (
50
51      .serial_adc(adcdat),      // 32 bit serial in data
52      .SADCL(serial_lf),
53      .SADCR(serial_rt),
54      .adc_lr(adclrck),
55      .clk(clk),              // 50 KHz clock
56      .enable(swt)           // master reset
57
58  );
59
60  serial_dac u3(
61
62      .serial_dac(dacdat),      // 32 bit serial in data
63      .SDACL(serial_lf),
64      .SDACR(serial_rt),
65      .dac_lr(daclrck),
66      .clk(clk),              // 50 KHz clock
67      .enable(swt)           // master reset
68
69  );

```

Figure 110 - modules for serial conversion

```

87  always @ (negedge enable or negedge clk) begin
88
89
90  case (SDACL_counter)
91
92      // msb first
93      7'd0 : begin serial_1 = SDACL[32] ; end // bit 0 - start
94
95      7'd1 : begin serial_1 = SDACL[31] ; end // valid audio 31 left channel
96
97      7'd2 : begin serial_1 = SDACL[30] ; end // valid audio 30 left channel
98
99      7'd3 : begin serial_1 = SDACL[29] ; end // valid audio 29 left channel
100
101      7'd4 : begin serial_1 = SDACL[28] ; end // valid audio 28 left channel
102
103      7'd5 : begin serial_1 = SDACL[27] ; end // valid audio 27 left channel
104
105      7'd6 : begin serial_1 = SDACL[26] ; end // valid audio 26 left channel
106
107      7'd7 : begin serial_1 = SDACL[25] ; end // valid audio 25 left channel
108
109      7'd8 : begin serial_1 = SDACL[24] ; end // valid audio 24 left channel
110
111      7'd9 : begin serial_1 = SDACL[23] ; end // valid audio 23 left channel
112
113      7'd10 : begin serial_1 = SDACL[22] ; end // valid audio 22 left channel
114
115      7'd11 : begin serial_1 = SDACL[21] ; end // valid audio 21 left channel
116
117      7'd12 : begin serial_1 = SDACL[20] ; end // valid audio 20 left channel
118
119      7'd13 : begin serial_1 = SDACL[19] ; end // valid audio 19 left channel
120
121      7'd14 : begin serial_1 = SDACL[18] ; end // valid audio 18 left channel
122
123      7'd15 : begin serial_1 = SDACL[17] ; end // valid audio 17 left channel
124

```

Figure 111 - left channel digital to analog conversion

```

164 always @ (negedge enable or negedge clk) begin
165
166
167 case (SDACR_counter)
168
169 // msb first
170 7'd0 : begin serial_2 = SDACR[32] ; end // bit 0 - start
171
172 7'd1 : begin serial_2 = SDACR[31] ; end // valid audio 31 right channel
173
174 7'd2 : begin serial_2 = SDACR[30] ; end // valid audio 30 right channel
175
176 7'd3 : begin serial_2 = SDACR[29] ; end // valid audio 29 right channel
177
178 7'd4 : begin serial_2 = SDACR[28] ; end // valid audio 28 right channel
179
180 7'd5 : begin serial_2 = SDACR[27] ; end // valid audio 27 right channel
181
182 7'd6 : begin serial_2 = SDACR[26] ; end // valid audio 26 right channel
183
184 7'd7 : begin serial_2 = SDACR[25] ; end // valid audio 25 right channel
185
186 7'd8 : begin serial_2 = SDACR[24] ; end // valid audio 24 right channel
187
188 7'd9 : begin serial_2 = SDACR[23] ; end // valid audio 23 right channel
189
190 7'd10 : begin serial_2 = SDACR[22] ; end // valid audio 22 right channel
191
192 7'd11 : begin serial_2 = SDACR[21] ; end // valid audio 21 right channel
193
194 7'd12 : begin serial_2 = SDACR[20] ; end // valid audio 20 right channel
195
196 7'd13 : begin serial_2 = SDACR[19] ; end // valid audio 19 right channel
197
198 7'd14 : begin serial_2 = SDACR[18] ; end // valid audio 18 right channel
199
200 7'd15 : begin serial_2 = SDACR[17] ; end // valid audio 17 right channel
201
202 7'd16 : begin serial_2 = SDACR[16] ; end // valid audio 16 right channel

```

Figure 112 - right channel digital to analog conversion

```

35 ////////////////////////////////////////////////////
36 // state machine for serial counter //
37 ////////////////////////////////////////////////////
38
39 assign serial_dac = (dac_lr)? serial_1 : serial_2 ;
40 reg serial_1;
41 reg serial_2;
42

```


Figure 113 - left right enable DAC

Let's test this out.

- Connect a microphone to the audio input connector, see **figure 114**.
- Connect a speaker to the audio output connector, see **figure 114**.
- Make sure all switches on the DE1-SoC board are down.
- Download **audio.sof** file to the DE1-SoC board.

- Flip **switch 0** to the up position.
- Speak into the microphone.

You should hear yourself on the speaker. If not increase the volume on the speaker until you do.



**Figure 114 - speaker and microphone connections**

This concludes this tutorial and also the manual. I hope it was helpful in understanding the different peripherals on the DE1-SoC. If you have any questions or concerns email;

[aulich@ece.utoronto.ca](mailto:aulich@ece.utoronto.ca)