8. Instruction Set Reference



NII51017-9.0.0

Introduction

This section introduces the Nios[®] II instruction-word format and provides a detailed reference of the Nios II instruction set. This chapter contains the following sections:

- "Word Formats" on page 8–1
- "Instruction Opcodes" on page 8–2
- "Assembler Pseudo-Instructions" on page 8–3
- "Assembler Macros" on page 8–4
- "Instruction Set Reference" on page 8–4

Word Formats

There are three types of Nios II instruction word format: I-type, R-type, and J-type.

I-Type

The defining characteristic of the I-type instruction-word format is that it contains an immediate value embedded within the instruction word. I-type instructions words contain:

- A 6-bit opcode field OP
- Two 5-bit register fields A and B
- A 16-bit immediate data field IMM16

In most cases, fields A and IMM16 specify the source operands, and field B specifies the destination register. IMM16 is considered signed except for logical operations and unsigned comparisons.

I-type instructions include arithmetic and logical operations such as addi and andi; branch operations; load and store operations; and cache management operations.

The I-type instruction format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	43	2	1 0
		А					В									IN	1M16	6									0	Ρ	

R-Type

The defining characteristic of the R-type instruction-word format is that all arguments and results are specified as registers. R-type instructions contain:

- A 6-bit opcode field OP
- Three 5-bit register fields A, B, and C
- An 11-bit opcode-extension field OPX

In most cases, fields A and B specify the source operands, and field C specifies the destination register. Some R-Type instructions embed a small immediate value in the low-order bits of OPX.

R-type instructions include arithmetic and logical operations such as add and nor; comparison operations such as cmpeq and cmplt; the custom instruction; and other operations that need only register operands.

The R-type instruction format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С							0	РΧ								0	Ρ		

J-Type

J-type instructions contain:

- A 6-bit opcode field
- A 26-bit immediate data field

J-type instructions, such as call and jmpi, transfer execution anywhere within a 256 MByte range.

The J-type instruction format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												IME																0			

Instruction Opcodes

The OP field in the Nios II instruction word specifies the major class of an opcode as shown in Table 8–1 and Table 8–2. Most values of OP are encodings for I-type instructions. One encoding, OP = 0x00, is the J-type instruction call. Another encoding, OP = 0x3a, is used for all R-type instructions, in which case, the OPX field differentiates the instructions. All undefined encodings of OP and OPX are reserved.

Table 8–1. OP Encodings (Part 1 of 2)

OP	Instruction	OP	Instruction	OP	Instruction	OP	Instruction
0x00	call	0x10	cmplti	0x20	cmpeqi	0x30	cmpltui
0x01	jmpi	0x11		0x21		0x31	
0x02		0x12		0x22		0x32	custom
0x03	ldbu	0x13	initda	0x23	ldbuio	0x33	initd
0x04	addi	0x14	ori	0x24	muli	0x34	orhi
0x05	stb	0x15	stw	0x25	stbio	0x35	stwio
0x06	br	0x16	blt	0x26	beq	0x36	bltu
0x07	ldb	0x17	ldw	0x27	ldbio	0x37	ldwio
0x08	cmpgei	0x18	cmpnei	0x28	cmpgeui	0x38	
0x09		0x19		0x29		0x39	
0x0A		0x1A		0x2A		0x3A	R-type

OP	Instruction	OP	Instruction	OP	Instruction	OP	Instruction
0x0B	ldhu	0x1B	flushda	0x2B	ldhuio	0x3B	flushd
0x0C	andi	0x1C	xori	0x2C	andhi	0x3C	xorhi
0x0D	sth	0x1D		0x2D	sthio	0x3D	
0x0E	bge	0x1E	bne	0x2E	bgeu	0x3E	
0x0F	ldh	0x1F		0x2F	ldhio	0x3F	

Table 8-1. OP Encodings (Part 2 of 2)

OPX	Instruction	OPX	Instruction	OPX	Instruction	OPX	Instruction
0x00		0x10	cmplt	0x20	cmpeq	0x30	cmpltu
0x01	eret	0x11		0x21		0x31	add
0x02	roli	0x12	slli	0x22		0x32	
0x03	rol	0x13	sll	0x23		0x33	
0x04	flushp	0x14		0x24	divu	0x34	break
0x05	ret	0x15		0x25	div	0x35	
0x06	nor	0x16	or	0x26	rdctl	0x36	sync
0x07	mulxuu	0x17	mulxsu	0x27	mul	0x37	
0x08	cmpge	0x18	cmpne	0x28	cmpgeu	0x38	
0x09	bret	0x19		0x29	initi	0x39	sub
0x0A		0x1A	srli	0x2A		0x3A	srai
0x0B	ror	0x1B	srl	0x2B		0x3B	sra
0x0C	flushi	0x1C	nextpc	0x2C		0x3C	
0x0D	jmp	0x1D	callr	0x2D	trap	0x3D	
0x0E	and	0x1E	xor	0x2E	wrctl	0x3E	
0x0F		0x1F	mulxss	0x2F		0x3F	

Table 8–2. OPX Encodings for R-Type Instructions

Assembler Pseudo-Instructions

Table 8–3 lists pseudo-instructions available in Nios II assembly language. Pseudo-instructions are used in assembly source code like regular assembly instructions. Each pseudo-instruction is implemented at the machine level using an equivalent instruction. The movia pseudo-instruction is the only exception, being implemented with two instructions. Most pseudo-instructions do not appear in disassembly views of machine code.

 Table 8–3.
 Assembler Pseudo-Instructions (Part 1 of 2)

Pseudo-Instruction	Equivalent Instruction
bgt rA, rB, label	blt rB, rA, label
bgtu rA, rB, label	bltu rB, rA, label
ble rA, rB, label	bge rB, rA, label
bleu rA, rB, label	bgeu rB, rA, label
cmpgt rC, rA, rB	cmplt rC, rB, rA

Pseudo-Instruction	Equivalent Instruction
cmpgti rB, rA, IMMED	cmpgei rB, rA, (IMMED+1)
cmpgtu rC, rA, rB	cmpltu rC, rB, rA
cmpgtui rB, rA, IMMED	cmpgeui rB, rA, (IMMED+1)
cmple rC, rA, rB	cmpge rC, rB, rA
cmplei rB, rA, IMMED	cmplti rB, rA, (IMMED+1)
cmpleu rC, rA, rB	cmpgeu rC, rB, rA
cmpleui rB, rA, IMMED	cmpltui rB, rA, (IMMED+1)
mov rC, rA	add rC, rA, r0
movhi rB, IMMED	orhi rB, r0, IMMED
movi rB, IMMED	addi, rB, r0, IMMED
movia rB, label	orhi rB, r0, %hiadj(label)
	addi, rB, r0, %lo(label)
movui rB, IMMED	ori rB, r0, IMMED
nop	add r0, r0, r0
subi rB, rA, IMMED	addi rB, rA, (-IMMED)

Table 8–3. Assembler Pseudo-Instructions (Part 2 of 2)

Assembler Macros

The Nios II assembler provides macros to extract halfwords from labels and from 32-bit immediate values. Table 8–4 lists the available macros. These macros return 16-bit signed values or 16-bit unsigned values depending on where they are used. When used with an instruction that requires a 16-bit signed immediate value, these macros return a value ranging from –32768 to 32767. When used with an instruction that requires a 16-bit unsigned immediate value, these macros return a value ranging from 0 to 65535.

Table 8-4. Assembler Macros

Macro	Description	Operation
<pre>%lo(immed32)</pre>	Extract bits [150] of immed32	immed32 & 0xffff
%hi(immed32)	Extract bits [3116] of immed32	(immed32 >> 16) & 0xffff
<pre>%hiadj(immed32)</pre>	Extract bits [3116] and adds bit 15 of immed32	((immed32 >> 16) & 0xfff) + ((immed32 >> 15) & 0x1)
<pre>%gprel(immed32)</pre>	Replace the immed32 address with an offset from the global pointer (1)	immed32 –_gp

Note to Table 8-4:

(1) Refer to the Application Binary Interface chapter of the Nios II Processor Reference Handbook for more information about global pointers.

Instruction Set Reference

The following pages list all Nios II instruction mnemonics in alphabetical order. Table 8–5 shows the notation conventions used to describe instruction operation.

Notation	Meaning
$X \leftarrow Y$	X is written with Y
$PC \leftarrow X$	The program counter (PC) is written with address X; the instruction at X will be the next instruction to execute
PC	The address of the assembly instruction in question
rA, rB, rC	One of the 32-bit general-purpose registers
IMM <i>n</i>	An <i>n</i> -bit immediate value, embedded in the instruction word
IMMED	An immediate value
X _n	The n^{th} bit of X, where $n = 0$ is the LSB
X _{<i>nm</i>}	Consecutive bits <i>n</i> through <i>m</i> of X
0×NNMM	Hexadecimal notation
X : Y	Bitwise concatenation For example, (0x12 : 0x34) = 0x1234
o(X)	The value of X after being sign-extended to a full register-sized signed integer
X >> n	The value X after being right-shifted <i>n</i> bit positions
X << n	The value X after being left-shifted <i>n</i> bit positions
X & Y	Bitwise logical AND
X Y	Bitwise logical OR
X ^ Y	Bitwise logical XOR
~X	Bitwise logical NOT (one's complement)
Mem8[X]	The byte located in data memory at byte-address X
Mem16[X]	The halfword located in data memory at byte-address X
Mem32[X]	The word located in data memory at byte-address X
label	An address label specified in the assembly file
(signed) rX	The value of rX treated as a signed number
(unsigned) rX	The value of rX treated as an unsigned number

 Table 8–5.
 Notation Conventions

The following exceptions are not listed for each instruction because they can occur on any instruction fetch:

- Supervisor-only instruction address
- Fast TLB miss (instruction)
- Double TLB miss (instruction)
- TLB permission violation (execute)
- MPU region violation (instruction)

For details on these and all Nios II exceptions, refer to the *Programming Model* **chapter of the** *Nios II Processor Reference Handbook.*

add

Operation:	$rC \leftarrow rA + rB$
Assembler Syntax:	add rC, rA, rB
Example:	add r6, r7, r8
Description:	Calculates the sum of rA and rB. Stores the result in rC. Used for both signed and unsigned addition.

Usage:	Carry Detection (un	signed operands):

Following an add operation, a carry out of the MSB can be detected by checking whether the unsigned sum is less than one of the unsigned operands. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown below.

add rC, rA, rB	;	The original add operation
cmpltu rD, rC, rA	;	rD is written with the carry bit
add rC, rA, rB	;	The original add operation
bltu rC, rA, label	;	Branch if carry was generated

Overflow Detection (signed operands):

An overflow is detected when two positives are added and the sum is negative, or when two negatives are added and the sum is positive. The overflow condition can control a conditional branch, as shown below.

add rC, rA, rB	;	The original add operation
xor rD, rC, rA	;	Compare signs of sum and rA
xor rE, rC, rB	;	Compare signs of sum and rB
and rD, rD, rE	;	Combine comparisons
blt rD, r0,label	;	Branch if overflow occurred

Exceptions:

Instruction Type:	R
Instruction Fields:	A = Register i

None

s:	A = Register index of operand rA
	B = Register index of operand rB

C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	31					0					0x	3a		

addi

add immediate

Operation:	$rB \leftarrow rA + \sigma (IMM16)$
Assembler Syntax:	addi rB, rA, IMM16
Example:	addi r6, r7, -100
Description:	Sign-extends the 16-bit immediate value and adds it to the value of rA. Stores the sum in rB.
2000.19.10.11	
Usage:	Carry Detection (unsigned operands):
	Following an addi operation, a carry out of the MSB can be detected by checking whether the unsigned sum is less than one of the unsigned operands. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown below.
	addi rB, rA, IMM16 ; The original add operation
	cmpltu rD, rB, rA ; rD is written with the carry bit
	addi rB, rA, IMM16 ; The original add operation
	bltu rB, rA, label ; Branch if carry was generated
	Overflow Detection (signed operands): An overflow is detected when two positives are added and the sum is negative, or when two negatives are added and the sum is positive. The overflow condition can control a conditional branch, as shown below.
	addi rB, rA, IMM16 ; The original add operation
	xor rC, rB, rA ; Compare signs of sum and rA
	xorhi rD, rB, IMM16 ; Compare signs of sum and IMM16
	and rC, rC, rD ; Combine comparisons
	blt rC, r0,label ; Branch if overflow occurred
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB IMM16 = 16-bit signed immediate value
	וויוויויט – וט־טוג אוטווכע וווווכעומנכ עמועכ
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

bitwise logical and

and	
anu	

Operation:	rC ← rA & rB
Assembler Syntax:	and rC, rA, rB
Example:	and r6, r7, r8
Description:	Calculates the bitwise logical AND of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	 A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B C 0x0e 0 0x3a

andhi

bitwise logical and immediate into high halfword

Operation:	rB ← rA & (IMM16 : 0x0000)
Assembler Syntax:	andhi rB, rA, IMM16
Example:	andhi r6, r7, 100
Description:	Calculates the bitwise logical AND of rA and (IMM16 : 0x0000) and stores the result in rB.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x2c

bitwise logical and immediate

Operation:	rB ← rA & (0x0000 : IMM16)
Assembler Syntax:	andi rB, rA, IMM16
Example:	andi r6, r7, 100
Description:	Calculates the bitwise logical AND of rA and $(0x0000 : IMM16)$ and stores the result in rB.
Exceptions:	None
Instruction Type:	I
[A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value
31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A B	3 IMM16 0x0c

andi

beq

branch if equal

Operation:	if (rA == rB)
•	then PC \leftarrow PC + 4 + σ (IMM16)
	else PC \leftarrow PC + 4
Assembler Syntax:	beq rA, rB, label
Example:	beq r6, r7, label
Description:	If rA == rB, then beg transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following beg. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	1
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A	В	IMM16	0x26

branch if greater than or equal signed

Operation:	if ((signed) rA >= (signed) rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4
Assembler Syntax:	bge rA, rB, label
Example:	bge r6, r7, top_of_loop
Description:	If (signed) rA >= (signed) rB, then bge transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bge. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x0e

bge

branch if greater than or equal unsigned

Operation:	if ((unsigned) rA >= (unsigned) rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4
Assembler Syntax:	bgeu rA, rB, label
Example:	bgeu r6, r7, top_of_loop
Description:	If (unsigned) rA >= (unsigned) rB, then $bgeu$ transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following $bgeu$. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	1
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x2e

branch if greater than signed

Operation:	if ((signed) rA > (signed) rB) then PC \leftarrow label else PC \leftarrow PC + 4
Assembler Syntax:	bgt rA, rB, label
Example:	bgt r6, r7, top_of_loop
Description:	If (signed) rA > (signed) rB, then bgt transfers program control to the instruction at label.
Pseudo-instruction:	\mathtt{bgt} is implemented with the \mathtt{blt} instruction by swapping the register operands.

bgt

branch if greater than unsigned

Operation:	if ((unsigned) rA > (unsigned) rB)
	then PC \leftarrow label
	else PC \leftarrow PC + 4
Assembler Syntax:	bgtu rA, rB, label
Example:	bgtu r6, r7, top_of_loop
Description:	If (unsigned) rA > (unsigned) rB, then ${\tt bgtu}$ transfers program control to the instruction at label.
Pseudo-instruction:	${\tt bgtu}$ is implemented with the ${\tt bltu}$ instruction by swapping the register operands.

branch if less than or equal signed

Operation:	if ((signed) rA <= (signed) rB) then PC \leftarrow label else PC \leftarrow PC + 4
Assembler Syntax:	ble rA, rB, label
Example:	ble r6, r7, top_of_loop
Description:	If (signed) rA <= (signed) rB, then ble transfers program control to the instruction at label.
Pseudo-instruction:	ble is implemented with the \mathtt{bge} instruction by swapping the register operands.

ble

bleu

branch if less than or equal to unsigned

Operation:	if ((unsigned) rA <= (unsigned) rB) then PC \leftarrow label
	else PC \leftarrow PC + 4
Assembler Syntax:	bleu rA, rB, label
Example:	bleu r6, r7, top_of_loop
Description:	If (unsigned) rA <= (unsigned) rB, then $pleu$ transfers program counter to the instruction at label.
Pseudo-instruction:	${\tt bleu}$ is implemented with the ${\tt bgeu}$ instruction by swapping the register operands.

branch if less than signed

Operation:	if ((signed) rA < (signed) rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4
Assembler Syntax:	blt rA, rB, label
Example:	blt r6, r7, top_of_loop
Description:	If (signed) rA < (signed) rB, then blt transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following blt. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Exceptions: Instruction Type:	l
	I A = Register index of operand rA
Instruction Type:	1
Instruction Type:	I A = Register index of operand rA

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			А					В										IMN	/116										0x	16		

blt

bltu

branch if less than unsigned

Operation:	if ((unsigned) rA < (unsigned) rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4
Assembler Syntax:	bltu rA, rB, label
Example:	bltu r6, r7, top_of_loop
Description:	If (unsigned) rA < (unsigned) rB, then bltu transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bltu. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB MM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В										IMN	/116										0x	36		

branch if not equal

hne	-		
	h	-	•
	U		•

Operation:	if (rA != rB) then PC \leftarrow PC + 4 + σ (IMM16) else PC \leftarrow PC + 4
Assembler Syntax:	bne rA, rB, label
Example:	bne r6, r7, top_of_loop
Description:	If rA != rB, then bne transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following bne. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type:	1

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
A	В	IMM16	Ox1e

unconditional branch

Operation:	$PC \leftarrow PC + 4 + \sigma (IMM16)$
Assembler Syntax:	br label
Example:	br top_of_loop
Description:	Transfers program control to the instruction at label. In the instruction encoding, the offset given by IMM16 is treated as a signed number of bytes relative to the instruction immediately following br. The two least-significant bits of IMM16 are always zero, because instruction addresses must be word-aligned.
Exceptions:	Misaligned destination address
Instruction Type: Instruction Fields:	l IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0										IMN	И16										0x	06		

debugging breakpoint

Operation:	bstatus ← status
	$PIE \leftarrow O$
	$U \leftarrow 0$
	$ba \leftarrow PC + 4$
	$PC \leftarrow break handler address$
Assembler Syntax:	break
	break imm5
Example:	break
Description:	Breaks program execution and transfers control to the debugger break-processing routine. Saves the address of the next instruction in register ba and saves the contents of the status register in bstatus. Disables interrupts, then transfers execution to the break handler.
	The 5-bit immediate field \pm mm5 is ignored by the processor, but it can be used by the debugger.
	break with no argument is the same as break 0.
Usage:	break is used by debuggers exclusively. Only debuggers should place break in a user program, operating system, or exception handler. The address of the break handler is specified at system generation time.
	Some debuggers support $\tt break$ and $\tt break$ 0 instructions in source code. These debuggers treat the $\tt break$ instruction as a normal breakpoint.
Exceptions:	Break
Instruction Type:	R
Instruction Fields:	IMM5 = Type of breakpoint
31 30 29 28 27 26 29	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	1	6	5	4	3	z	1	U
		0					0)x1e)				0x	34					MM	5				0>	(3a		

break

bret

breakpoint return

status ←bstatus PC ←ba
bret
bret
Copies the value of ${\tt bstatus}$ to the ${\tt status}$ register, then transfers execution to the address in ${\tt ba}.$
$\tt bret$ is used by debuggers exclusively and should not appear in user programs, operating systems, or exception handlers.
Misaligned destination address Supervisor-only instruction
R None

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	()x1e)				0					0					0x	09					0					0x	:3a		

call subroutine

Uuii

Operation:	$ra \leftarrow PC + 4$
	$PC \leftarrow (PC_{3128} : IMM26 \times 4)$
Assembler Syntax:	call label
Example:	call write_char
Description:	Saves the address of the next instruction in register ra , and transfers execution to the instruction at address (PC _{31.28} : IMM26 \times 4).
Usage:	call can transfer execution anywhere within the 256 MByte range determined by PC_{3128} . The Nios II GNU linker does not automatically handle cases in which the address is out of this range.
Exceptions:	None
Instruction Type: Instruction Fields:	J IMM26 = 26-bit unsigned immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	IMM26 0

call subroutine in register

Operation:	$ra \leftarrow PC + 4$
-	PC ←rA
Assembler Syntax:	callr rA
Example:	callr r6
Description:	Saves the address of the next instruction in the return-address register, and transfers execution to the address contained in register rA.
Usage:	callr is used to dereference C-language function pointers.
Exceptions:	Misaligned destination address
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

;	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			А					0					0x1	f				0x	1d					0					0x	3a		

compare equal

-	
CM	nea
••••	PV4

Operation: Assembler Syntax:	if $(rA == rB)$ then $rC \leftarrow 1$ else $rC \leftarrow 0$ cmpeq rC, rA, rB
Example:	cmpeq r6, r7, r8
Description:	If $rA == rB$, then stores 1 to rC; otherwise, stores 0 to rC.
Usage:	<pre>cmpeq performs the == operation of the C programming language. Also, cmpeq can be used to implement the C logical-negation operator "!". cmpeq rC, rA, r0 ; Implements rC = !rA</pre>
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	20					0					0x	3a		

cmpeqi

compare equal immediate

Operation:	if (rA σ (IMM16))
•	then $rB \leftarrow 1$
	else rB \leftarrow 0
Assembler Syntax:	cmpeqi rB, rA, IMM16
Example:	cmpeqi r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA == σ (IMM16), cmpeqi stores 1 to rB; otherwise stores 0 to rB.
	cmpeqi performs the == operation of the C programming language.
Usage:	Capeq1 performs the == operation of the c programming language.
Exceptions:	None
Instruction Type:	Ι
	A = Register index of operand rA
Instruction Fields:	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
А	В	IMM16	0x20

cmpge

compare greater than or equal signed

Operation:	if ((signed) rA >= (signed) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax:	cmpge rC, rA, rB
Example:	cmpge r6, r7, r8
Description:	If $rA \ge rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage: Exceptions:	cmpge performs the signed >= operation of the C programming language.
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					В					С					0x	08					0					0x	За		

compare greater than or equal signed immediate

Operation:	if ((signed) rA >= (signed) σ (IMM16)) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmpgei rB, rA, IMM16
Example:	cmpgei r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If $rA \ge \alpha(IMM16)$, then cmpgei stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpgei performs the signed >= operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	B = Register index of operand rB IMM16 = 16-bit signed immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	Л16										0x	08		

compare greater than or equal unsigned

cmpgeu

if ((unsigned) rA >= (unsigned) rB) **Operation:** then rC \leftarrow 1 else rC \leftarrow 0 cmpgeu rC, rA, rB **Assembler Syntax:** cmpgeu r6, r7, r8 **Example:** If $rA \ge rB$, then stores 1 to rC; otherwise stores 0 to rC. **Description:** cmpgeu performs the unsigned >= operation of the C programming language. Usage: None **Exceptions:** R **Instruction Type:** A = Register index of operand rA **Instruction Fields:** B = Register index of operand rB C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	28					0					0x	:3a		

cmpgeui

compare greater than or equal unsigned immediate

Operation:	if ((unsigned) rA >= (unsigned) (0x0000 : IMM16)) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmpgeui rB, rA, IMM16
Example:	cmpgeui r6, r7, 100
Description:	Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA >= (0x0000 : IMM16), then cmpgeui stores 1 to rB; otherwise stores 0 to rB.
Usage:	$\operatorname{cmpgeui}$ performs the unsigned >= operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	I A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value

81	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	И16										0x	28		

compare greater than signed

Operation:	if ((signed) rA > (signed) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax:	cmpgt rC, rA, rB
Example:	cmpgt r6, r7, r8
Description:	If $rA > rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmpgt$ performs the signed > operation of the C programming language.
Pseudo-instruction:	$\tt cmpgt$ is implemented with the $\tt cmplt$ instruction by swapping its rA and rB operands.

cmpgt

cmpgti

compare greater than signed immediate

Operation:	if ((signed) rA > (signed) IMMED) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmpgti rB, rA, IMMED
Example:	cmpgti r6, r7, 100
Description:	Sign-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA > α (IMMED), then cmpgti stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpgti performs the signed > operation of the C programming language. The maximum allowed value of IMMED is 32766. The minimum allowed value is –32769.
Pseudo-instruction:	<code>cmpgti</code> is implemented using a <code>cmpgei</code> instruction with an IMM16 immediate value of IMMED + 1.

compare greater than unsigned

Operation:	if ((unsigned) rA > (unsigned) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax:	cmpgtu rC, rA, rB
Example:	cmpgtu r6, r7, r8
Description:	If $rA > rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmpgtu$ performs the unsigned > operation of the C programming language.
Pseudo-instruction:	$\tt cmpgtu$ is implemented with the $\tt cmpltu$ instruction by swapping its rA and rB operands.

cmpgtu

cmpgtui

compare greater than unsigned immediate

Operation:	if ((unsigned) rA > (unsigned) IMMED)
	then rB \leftarrow 1
	else rB \leftarrow 0
Assembler Syntax:	cmpgtui rB, rA, IMMED
Example:	cmpgtui r6, r7, 100
Description:	Zero-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA $>$ IMMED, then <code>cmpgtui</code> stores 1 to rB; otherwise stores 0 to rB.
Usage:	${\tt cmpgtui}$ performs the unsigned > operation of the C programming language. The maximum allowed value of IMMED is 65534. The minimum allowed value is 0.
Pseudo-instruction:	cmpgtui is implemented using a cmpgeui instruction with an IMM16 immediate value of IMMED + 1.

compare less than or equal signed

Operation:	if ((signed) rA <= (signed) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax:	cmple rC, rA, rB
Example:	cmple r6, r7, r8
Description:	If rA <= rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	$\tt cmple$ performs the signed <= operation of the C programming language.
Pseudo-instruction:	$\tt cmple$ is implemented with the $\tt cmpge$ instruction by swapping its rA and rB operands.

cmple

cmplei

compare less than or equal signed immediate

Operation:	if ((signed) rA < (signed) IMMED) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmplei rB, rA, IMMED
Example:	cmplei r6, r7, 100
Description:	Sign-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA <= $\sigma(IMMED)$, then cmplei stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmplei performs the signed <= operation of the C programming language. The maximum allowed value of IMMED is 32766. The minimum allowed value is -32769.
Pseudo-instruction:	$\tt cmplei$ is implemented using a $\tt cmplti$ instruction with an IMM16 immediate value of IMMED + 1.

compare less than or equal unsigned

Operation:	if ((unsigned) rA < (unsigned) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax:	cmpleu rC, rA, rB
Example:	cmpleu r6, r7, r8
Description:	If rA <= rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	${\tt cmpleu}$ performs the unsigned <= operation of the C programming language.
Pseudo-instruction:	${\tt cmpleu}$ is implemented with the ${\tt cmpgeu}$ instruction by swapping its rA and rB operands.

cmpleu

cmpleui

compare less than or equal unsigned immediate

Operation:	if ((unsigned) rA <= (unsigned) IMMED) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmpleui rB, rA, IMMED
Example:	cmpleui r6, r7, 100
Description:	Zero-extends the immediate value IMMED to 32 bits and compares it to the value of rA. If rA \leq IMMED, then cmpleui stores 1 to rB; otherwise stores 0 to rB.
Usage:	cmpleui performs the unsigned <= operation of the C programming language. The maximum allowed value of IMMED is 65534. The minimum allowed value is 0.
Pseudo-instruction:	cmpleui is implemented using a cmpltui instruction with an IMM16 immediate value of IMMED + 1.

compare less than signed

cm	plt
----	-----

Operation:	if ((signed) rA < (signed) rB) then rC \leftarrow 1 else rC \leftarrow 0
Assembler Syntax:	cmplt rC, rA, rB
Example:	cmplt r6, r7, r8
Description:	If $rA < rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage: Exceptions:	cmplt performs the signed < operation of the C programming language.
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31 30 29 28 2	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
А	В	C	0x10	0	0x3a

cmplti

compare less than signed immediate

Operation:	if ((signed) rA < (signed) σ (IMM16)) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmplti rB, rA, IMM16
Example:	cmplti r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA < σ (IMM16), then cmplti stores 1 to rB; otherwise stores 0 to rB.
Usage:	$\tt cmplti$ performs the signed < operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	I A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value

31 30 29 28	7 26 25	524	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
А		В										IMN	/16										0x	10		

compare less than unsigned

Operation:	if ((unsigned) rA < (unsigned) rB) then rC $\leftarrow 1$ else rC $\leftarrow 0$ cmpltu rC, rA, rB
Assembler Syntax:	
Example:	cmpltu r6, r7, r8
Description:	If $rA < rB$, then stores 1 to rC; otherwise stores 0 to rC.
Usage: Exceptions:	$\tt cmpltu$ performs the unsigned < operation of the C programming language. None
Instruction Type:	R
	R A = Register index of operand rA
Instruction Type: Instruction Fields:	
	A = Register index of operand rA

31 30 29	28 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
А					В					С					0x	30					0					0x	3a		

cmpltu

cmpltui

compare less than unsigned immediate

Operation:	if ((unsigned) rA < (unsigned) (0x0000 : IMM16)) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmpltui rB, rA, IMM16
Example:	cmpltui r6, r7, 100
Description:	Zero-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If $rA < (0x0000 : IMM16)$, then cmpltui stores 1 to rB; otherwise stores 0 to rB.
Usage:	$\operatorname{cmpltui}$ performs the unsigned < operation of the C programming language.
Exceptions:	None
Instruction Type:	 A – Register index of energed rA
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB
	IMM16 = 16-bit unsigned immediate value

31	3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			А					В										IMN	/116										0x	30		

compare not equal

Operation: Assembler Syntax:	if (rA != rB) then rC $\leftarrow 1$ else rC $\leftarrow 0$ cmpne rC, rA, rB cmpne r6, r7, r8
Example:	-
Description:	If rA $!=$ rB, then stores 1 to rC; otherwise stores 0 to rC.
Usage:	cmpne performs the != operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
А	В	C	0x18	0	0x3a

cmpnei

compare not equal immediate

Operation:	if (rA != σ (IMM16)) then rB \leftarrow 1 else rB \leftarrow 0
Assembler Syntax:	cmpnei rB, rA, IMM16
Example:	cmpnei r6, r7, 100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and compares it to the value of rA. If rA $!= \sigma$ (IMM16), then cmpnei stores 1 to rB; otherwise stores 0 to rB.
Usage:	$\tt cmpnei$ performs the != operation of the C programming language.
Exceptions:	None
Instruction Type:	 A Desister index of energed r0
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
А	В	IMM16	0x18

custom instruction

Operation:	if c == 1
	then rC $\leftarrow f_N(rA, rB, A, B, C)$
	else $\emptyset \leftarrow f_N(rA, rB, A, B, C)$
Assembler Syntax:	custom N, xC, xA, xB
•	Where xA means either general purpose register rA, or custom register cA.
Example:	custom 0, c6, r7, r8
Description:	The custom opcode provides access to up to 256 custom instructions allowed by the Nios II architecture. The function implemented by a custom instruction is user-defined and is specified at system generation time. The 8-bit immediate N field specifies which custom instruction to use. Custom instructions can use up to two parameters, xA and xB, and can optionally write the result to a register xC.
Usage:	To access a custom register inside the custom instruction logic, clear the bit readra, readrb, or writerc that corresponds to the register field. In assembler syntax, the notation cN refers to register N in the custom register file and causes the assembler to clear the c bit of the opcode. For example, custom 0, c3, r5, r0 performs custom instruction 0, operating on general-purpose registers r5 and r0, and stores the result in custom register 3.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand A
	B = Register index of operand B
	C = Register index of operand C
	readra = 1 if instruction uses rA, 0 otherwise
	readrb = 1 if instruction uses rB, 0 otherwise
	writerc = 1 if instruction provides result for rC, 0 otherwise
	N = 8-bit number that selects instruction

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17 16	6 15 14	13 12 11 10 9 8 7 6	5 4 3 2 1 0
А	В	C ra	a rb rc	Ν	0x32

custom

div

8-47

Operation:	rC ← rA ÷ rB
-	
Assembler Syntax:	div rC, rA, rB
Example:	div r6, r7, r8
Description:	Treating rA and rB as signed integers, this instruction divides rA by rB and then stores the integer portion of the resulting quotient to rC. After attempted division by zero, the value of rC is undefined. There is no divide-by-zero exception. After dividing -2147483648 by -1 , the value of rC is undefined (the number $+2147483648$ is not representable in 32 bits). There is no overflow exception.
	Nios II processors that do not implement the ${\tt div}$ instruction cause an unimplemented-instruction exception.
Usage:	Remainder of Division:
	If the result of the division is defined, then the remainder can be computed in rD using the following instruction sequence:
	div rC, rA, rB ; The original div operation mul rD, rC, rB sub rD, rA, rD ; rD = remainder
	Sub ib, ik, ib , ib - lemaindei
Exceptions:	Division error Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
А	В	C	0x25	0	0x3a

divide unsigned

Operation:	$rC \leftarrow rA \div rB$
Assembler Syntax:	divu rC, rA, rB
Example:	divu r6, r7, r8
Description:	Treating rA and rB as unsigned integers, this instruction divides rA by rB and then stores the integer portion of the resulting quotient to rC. After attempted division by zero, the value of rC is undefined. There is no divide-by-zero exception.
	Nios II processors that do not implement the \mathtt{divu} instruction cause an unimplemented-instruction exception.
Usage:	Remainder of Division:
	If the result of the division is defined, then the remainder can be computed in rD using the following instruction sequence:
	divu rC, rA, rB ; The original divu operation
	mul rD, rC, rB
	<pre>sub rD, rA, rD ; rD = remainder</pre>
Exceptions:	Division error
	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC
21 20 20 20 27 26 25	24 22 23 24 20 10 10 17 16 16 14 12 13 14 10 0 7 6 6 4 2 3 1 0

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
А	В	C	0x24	0	0x3a

8–48

eret

exception return

Operation:	status←estatus
	$PC \leftarrow ea$
Assembler Syntax:	eret
Example:	eret
Description:	Copies the value of $\tt estatus$ into the $\tt status$ register, and transfers execution to the address in $\tt ea.$
Usage:	Use $exet$ to return from traps, external interrupts, and other exception-handling routines. Note that before returning from hardware interrupt exceptions, the exception handler must adjust the ea register.
Exceptions:	Misaligned destination address Supervisor-only instruction
Instruction Type:	R
Instruction Fields:	None
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		()x1c	ł			(0x1e	е				0					0x	01					0					0x	3a		

flush data cache line

flushd

	Elucitor the data apple line approximated with address $(\Lambda_{1}, \sigma_{1})$
Operation:	Flushes the data cache line associated with address rA + σ (IMM16).
Assembler Syntax:	flushd IMM16(rA)
Example:	flushd -100(r6)
Description:	If the Nios II processor implements a direct mapped data cache, flushd writes the data cache line that is mapped to the specified address back to memory if the line is dirty, and then clears the data cache line. Unlike flushda, flushd writes the dirty data back to memory even when the addressed data is not currently in the cache. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the data cache line, flushd ignores the tag field and only uses the line field to select the data cache line to clear.
	 Skip comparing the cache line tag with the effective address to determine if the addressed data is currently cached. Because flushd ignores the cache line tag, flushd flushes the cache line regardless of whether the specified data location is currently cached.
	If the data cache line is dirty, write the line back to memory. A cache line is dirty when one or more words of the cache line have been modified by the processor, but have not yet been written to memory.
	Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the flushd instruction performs no operation.
Usage:	Use flushd to write dirty lines back to memory even if the addressed memory location is not in the cache, and then flush the cache line. By contrast, refer to "flushda flush data cache address" on page 8–51, "initd initialize data cache line" on page 8–54, and "initda initialize data cache address" on page 8–55 for other cache-clearing options.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	None
Instruction Type:	1
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	0 IMM16 0x3b

flush data cache address

Operation:	Flushes the data cache line currently caching address rA + σ (IMM16)
Assembler Syntax:	flushda IMM16(rA)
Example:	flushda -100(r6)
Description:	If the Nios II processor implements a direct mapped data cache, flushda writes the data cache line that is mapped to the specified address back to memory if the line is dirty, and then clears the data cache line. Unlike flushd, flushda writes the dirty data back to memory only when the addressed data is currently in the cache. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	 Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the line, flushda uses both the tag field and the line field.
	 Compare the cache line tag with the effective address to determine if the addressed data is currently cached. If the tag fields do not match, the effective address is not currently cached, so the instruction does nothing.
	If the data cache line is dirty and the tag fields match, write the dirty cache line back to memory. A cache line is dirty when one or more words of the cache line have been modified by the processor, but are not yet written to memory.
	Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the ${\tt flushda}$ instruction performs no operation.
Usage:	Use flushda to write dirty lines back to memory only if the addressed memory location is currently in the cache, and then flush the cache line. By contrast, refer to "flushd flush data cache line" on page 8–50, "initd initialize data cache line" on page 8–54, and "initialize data cache address" on page 8–55 for other cache-clearing options.
	For more information on the Nios II data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	U
ſ			А					0										IMN	/16										0x	1b		

flushi

flush instruction cache line

Operation:	Flushes the instruction-cache line associated with address rA.
Assembler Syntax:	flushi rA
Example:	flushi r6
Description:	Ignoring the tag, flushi identifies the instruction-cache line associated with the byte address in rA, and invalidates that line.
	If the Nios II processor core does not have an instruction cache, the ${\tt flushi}$ instruction performs no operation.
	For more information about the data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					0					0x	0c					0					0x	:3a		

flushp

flush pipeline

Operation:	Flushes the processor pipeline of any pre-fetched instructions.
Assembler Syntax:	flushp
Example:	flushp
Description:	Ensures that any instructions pre-fetched after the $flushp$ instruction are removed from the pipeline.
Usage:	Use flushp before transferring control to newly updated instruction memory.
Exceptions:	None
Instruction Type: Instruction Fields:	R None
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

3	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	U
		0					0					0					0x	04					0					0x	3a		

initialize data cache line

Operation:	Initializes the data cache line associated with address rA + σ (IMM16).
Assembler Syntax:	initd IMM16(rA)
Example:	initd 0(r6)
Description:	If the Nios II processor implements a direct mapped data cache, initd clears the data cache line without checking for (or writing) a dirty data cache line that is mapped to the specified address back to memory. Unlike initda, initd clears the cache line regardless of whether the addressed data is currently cached. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the line, initd ignores the tag field and only uses the line field to select the data cache line to clear.
	 Skip comparing the cache line tag with the effective address to determine if the addressed data is currently cached. Because initd ignores the cache line tag, initd flushes the cache line regardless of whether the specified data location is currently cached.
	 Skip checking if the data cache line is dirty. Because initd skips the dirty cache line check, data that has been modified by the processor, but not yet written to memory is lost.
	 Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the $initd$ instruction performs no operation.
Usage:	Use initd after processor reset and before accessing data memory to initialize the processor's data cache. Use initd with caution because it does not write back dirty data. By contrast, refer to "flushd flush data cache line" on page 8–50, "flushda flush data cache address" on page 8–51, and "initda initialize data cache address" on page 8–55 for other cache-clearing options. Altera recommends using initd only when the processor comes out of reset.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only instruction
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	0 IMM16 0x33

initd

initda

initialize data cache address

	Initialized the data eache line surrantly eaching address $r_{\rm eff}$ (IMM16)
Operation:	Initializes the data cache line currently caching address rA + σ (IMM16)
Assembler Syntax:	initda IMM16(rA)
Example:	initda -100(r6)
Description:	If the Nios II processor implements a direct mapped data cache, initda clears the data cache line without checking for (or writing) a dirty data cache line that is mapped to the specified address back to memory. Unlike initd, initda clears the cache line only when the addressed data is currently cached. This process comprises the following steps:
	 Compute the effective address specified by the sum of rA and the signed 16-bit immediate value.
	 Identify the data cache line associated with the computed effective address. Each data cache effective address comprises a tag field and a line field. When identifying the line, initda uses both the tag field and the line field.
	 Compare the cache line tag with the effective address to determine if the addressed data is currently cached. If the tag fields do not match, the effective address is not currently cached, so the instruction does nothing.
	 Skip checking if the data cache line is dirty. Because initd skips the dirty cache line check, data that has been modified by the processor, but not yet written to memory is lost.
	 Clear the valid bit for the line.
	If the Nios II processor core does not have a data cache, the ${\tt initda}$ instruction performs no operation.
Usage:	Use initda to skip writing dirty lines back to memory and to flush the cache line only if the addressed memory location is currently in the cache. By contrast, refer to "flushd flush data cache line" on page 8–50, "flushda flush data cache address" on page 8–51, and "initialize data cache line" on page 8–54 for other cache-clearing options. Use initda with caution because it does not write back dirty data.
	For more information on the Nios II data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
	Unimplemented instruction
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	IMM16 = 16-bit signed immediate value

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			А					0										IMN	/116										0x	13		

initialize instruction cache line

Operation:	Initializes the instruction-cache line associated with address rA.
Assembler Syntax:	initi rA
Example:	initi r6
Description:	Ignoring the tag, initi identifies the instruction-cache line associated with the byte address in ra , and initi invalidates that line.
	If the Nios II processor core does not have an instruction cache, the initi instruction performs no operation.
Usage:	This instruction is used to initialize the processor's instruction cache. Immediately after processor reset, use initi to invalidate each line of the instruction cache.
	For more information on instruction cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Α					0					0					0x	29					0					0x	3a		

initi

jmp

computed jump

Operation:	$PC \leftarrow rA$
Assembler Syntax:	jmp rA
Example:	jmp r12
Description:	Transfers execution to the address contained in register rA.
Usage: Exceptions:	It is illegal to jump to the address contained in register r31. To return from subroutines called by call or callr, use ret instead of jmp. Misaligned destination address
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					0					0x	0d					0					0x	3a		

jump immediate

Operation:	$PC \leftarrow (PC_{31.28} : IMM26 \times 4)$
Assembler Syntax:	jmpi label
Example:	jmpi write_char
Description:	Transfers execution to the instruction at address (PC ₃₁₂₈ : IMM26 \times 4).
Usage:	jmpi is a low-overhead local jump. jmpi can transfer execution anywhere within the 256 MByte range determined by PC_{3128} . The Nios II GNU linker does not automatically handle cases in which the address is out of this range.
Exceptions:	None
Instruction Type: Instruction Fields:	J IMM26 = 26-bit unsigned immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												IMN	Л26															0x	01		

jmpi

ldb / ldbio

load byte from memory or I/O peripheral

Operation:	$rB \leftarrow \sigma (Mem8[rA + \sigma (IMM16)])$
Assembler Syntax:	ldb rB, byte_offset(rA)
	ldbio rB, byte_offset(rA)
Example:	ldb r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the desired memory byte, sign extending the 8-bit value to 32 bits. In Nios II processor cores with a data cache, this instruction may retrieve the desired data from the cache instead of from memory.
Usage:	Use the ldbio instruction for peripheral I/O. In processors with a data cache, ldbio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldbio acts like ldb.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address Misaligned data address TLB permission violation (read) Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)
Instruction Type:	
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
21 20 20 20 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A A	B IMM16 0x07
	Instruction format for ldb
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A A	B IMM16 0x27
	Instruction format for ldbio

ldbu / ldbuio

load unsigned byte from memory or I/O peripheral

Operation:	$rB \leftarrow 0x000000$: Mem8[rA + σ (IMM16)]
Assembler Syntax:	ldbu rB, byte_offset(rA)
	ldbuio rB, byte_offset(rA)
Example:	ldbu r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the desired memory byte, zero extending the 8-bit value to 32 bits.
Jsage:	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldbuio instruction for peripheral I/O. In processors with a data cache, ldbuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldbuio acts like ldbu.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	 Supervisor-only data address
	Misaligned data address
	 TLB permission violation (read)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x03
	Instruction format for ldbu

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	/116										0x	23		

Instruction format for ldbuio

ldh / ldhio

load halfword from memory or I/O peripheral

Operat	tion:					rВ	←c	5 (M	em1	6[r/	4 +	σ(II	MM	[6)]))															
Assem	ıbler	' Svi	ntax			ld	lh :	rВ,	by	yte	_0:	ffs	et	rA)															
		- ,				ld	lhi	o r	в,	by	te	_of	fse	et (:	rA)															
Examp	le:					ld	lh :	r6,	1() 0 (r5)																		
Descri	ptio	n:				16 ad	-bit dres	imn s, s	nedia ign (ate v exte	valu ndir	e. Lo ng th	oads ie 16	reg 5-bit	istei val	r rB ue to	with o 32	th bit	/ the e me ts. Tł , the	mor 1e ef	y ha fect	lfwo ive b	ord I oyte	ocat add	ted a ress	t the	e effe	ectiv	ve by	
Usage:	:					ins da tra	teac ta ca nsfe	d of ache er. Ir	fron e, 1d n pro	n me lhio oces	emo o b <u>y</u> sor:	ory. l ypas s wit	Jse ses hou	the the t a c	l dh cacl lata	nio ne a cacl	inst nd is he, 1	ruc sg ldi	may ction uara hio	for (ntee acts	oerij d to s like	pher gen eld	al I/ erat Ih.	O. Iı :e an	n pro I Ava	oces alon-	sors ·MM	s wit I dat	h a a	
												on c Devel						the	Caci	he ai	nd I	ight	Ty C	oupi	led I	Vlem	ory	chaj	oter	OŤ
Except	tion	S:				;	Mis TLB Fas ¹ Dou	alig per t TL ible	ned rmis B m TLB	data sion iss (mis	a ad vic (data ss (c	ta ac dres platic a) data on (c	s on (r)	ead))															
Instruc	ctio	n Tv	pe:			Ι																								
Instruc		-	-			A =	= Re	aist	er ir	ıdex	of	oper	and	rA																
mənut	51101		GIU3	•				-				oper																		
								-				d im			val	ue														
31 30		28	27	26	25		23	22	21	20	19	18	17	16	15				2 11	10	9	8	7	6	5	4			1	0
	А					В											V16										0x	(Of		
											II	nstru	uctic	n fo	rma	t fo	rld	lh												
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
	А					В										IM	M16										0x	2f		
											Ins	struc	tion	for	nat	for	ldh	nic	5											

ldhu / ldhuio	load unsigned halfword from memory or I/O peripheral
Operation:	rB ← 0x0000 : Mem16[rA + $σ$ (IMM16)]
Assembler Syntax:	ldhu rB, byte_offset(rA) ldhuio rB, byte_offset(rA)
Example:	ldhu r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Loads register rB with the memory halfword located at the effective byte address, zero extending the 16-bit value to 32 bits. The effective byte address must be halfword aligned. If the byte address is not a multiple of 2, the operation is undefined.
Usage:	In processors with a data cache, this instruction may retrieve the desired data from the cache instead of from memory. Use the ldhuio instruction for peripheral I/O. In processors with a data cache, ldhuio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, ldhuio acts like ldhu.
	For more information on data cache, refer to the <i>Cache and Tightly Coupled Memory</i> chapter of the <i>Nios II Software Developer's Handbook</i> .
Exceptions:	Supervisor-only data address
	Misaligned data address

TLB permission violation (read)

A = Register index of operand rA

B = Register index of operand rB

IMM16 = 16-bit signed immediate value

Fast TLB miss (data) Double TLB miss (data) MPU region violation (data)

I

Instruction Type:

Instruction Fields:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15				11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	Л16										0x	0b		
												In	stru	ctior	n for	mat	for	ld	hu												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	Л16										0x	2b		

Instruction format for ldhuio

load 32-bit word from memory or I/O peripheral

												Ir	istru	ictio	n fo	rma	t foi	rld	w												
	A	Ą					В										IMN	M 16										0x	:17		
31 3	0 2	9	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									-		bit si		•			e va	lue														
Instr	ucti	on	Fie	Ids					-		nde» nde»		-																		
Instr							۰ ۸	_ D	odio	tor :	ndo	v of	000	rand	ا به																
Inct-			T	-			Ι																								
							Μ	PU	regi	on v	violat	tion	(dat	ta)																	
							D	oub	le Tl	_B n	niss	(dat	a)																		
							Fa	ast 1	ĽΒ	miss	s (da	ata)																			
							ΤI	_В р	erm	issi	on v	iola	tion	(rea	d)																
	4110		•					•			ita a																				
Exce	ntio	ine	-				S	upei	rviso	or-or	nly d	lata	add	ress																	
											rma oftwa							r to t ok.	he	Cach	ie ai	nd T	ight	ly C	oup	led I	Ver	iory	cha	oter	of
							I/(0. Ir	n pro	oces	sors	s wit	ha	data	cac	he, i	ldw	vio I rs wi	byp	asse	s th	e ca	iche	anc	l is (guar	ante	ed t	o ge		
Usag	je:						in	stea	id of	fro	m m	iem	ory.	Use	the	ldv	wio	ructi inst nd m	truc	tion	for	peri	phe	ral I	/0.	ln pr	oce	ssor	's wi	th a	
Desc	ript	ior	1:				16 ac	3-bi Idre	t imi ss.	med The	iate	valu ctive	ie. L e byt	oad: te ad	s reg Idre	giste	er rB	cifiec 8 witl be v	h th	e m	emo	ry v	vorc	l loc	ated	l at t	the e	effec	tive	byte	
Exan	-										00				ير ام ام			. : 4:		41		4		I	1 la a						
_	_										by		_	fs	et(rA)														
Asse	mbl	er	Syn	tax							yte	_																			

B IMM16 0x37

Instruction format for ldwio

А

move register to register

8-64

Operation:	rC ← rA
Assembler Syntax:	mov rC, rA
Example:	mov r6, r7
Description:	Moves the contents of rA to rC.
Pseudo-instruction:	mov is implemented as add rC, rA, r0.

movhi

move immediate into high halfword

Operation:	$rB \leftarrow (IMMED : 0x0000)$
Assembler Syntax:	movhi rB, IMMED
Example:	movhi r6, 0x8000
Description:	Writes the immediate value IMMED into the high halfword of rB, and clears the lower halfword of rB to 0x0000.
Usage:	The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To load a 32-bit constant into a register, first load the upper 16 bits using a mowhi pseudo-instruction. The %hi() macro can be used to extract the upper 16 bits of a constant or a label. Then, load the lower 16 bits with an ori instruction. The %lo() macro can be used to extract the lower 16 bits of a constant or label as shown below.
	movhi rB, %hi(value)
	ori rB, rB, %lo(value)
	An alternative method to load a 32-bit constant into a register uses the %hiadj() macro and the addi instruction as shown below.
	movhi rB, %hiadj(value)
	addi rB, rB, %lo(value)
Pseudo-instruction:	movhi is implemented as orhi rB, r0, IMMED.

move signed immediate into word

Operation:	$rB \leftarrow \sigma(IMMED)$
Assembler Syntax:	movi rB, IMMED
Example:	movi r6, -30
Description:	Sign-extends the immediate value IMMED to 32 bits and writes it to rB.
Usage:	The maximum allowed value of IMMED is 32767. The minimum allowed value is -32768. To load a 32-bit constant into a register, refer to the movhi instruction.
Pseudo-instruction:	movi is implemented as addi rB, r0, IMMED.

movi

movia

move immediate address into word

Operation:	rB ← label
Assembler Syntax:	movia rB, label
Example:	<pre>movia r6, function_address</pre>
Description:	Writes the address of label to rB.
Pseudo-instruction:	movia is implemented as:
	orhi rB, r0, %hiadj(label)
	addi rB, rB, %lo(label)

move unsigned immediate into word

Operation:	rB ← (0x0000 : IMMED)
Assembler Syntax:	movui rB, IMMED
Example:	movui r6, 100
Description:	Zero-extends the immediate value IMMED to 32 bits and writes it to rB.
Usage:	The maximum allowed value of IMMED is 65535. The minimum allowed value is 0. To load a 32-bit constant into a register, refer to the movhi instruction.
Pseudo-instruction:	movui is implemented as ori rB, r0, IMMED.

movui

mul

multiply

Operation:	$rC \leftarrow (rA \times rB)_{31.0}$
Assembler Syntax:	mul rC, rA, rB
Example:	mul r6, r7, r8
Description:	Multiplies rA times rB and stores the 32 low-order bits of the product to rC. The result is the same whether the operands are treated as signed or unsigned integers.
	Nios II processors that do not implement the mul instruction cause an unimplemented-instruction exception.
Usage:	Carry Detection (unsigned operands):
	Before or after the multiply operation, the carry out of the MSB of rC can be detected using the following instruction sequence:
	mul rC, rA, rB ; The mul operation (optional)
	mulxuu rD, rA, rB ; rD is non-zero if carry occurred
	cmpne rD, rD, r0 ; rD is 1 if carry occurred, 0 if not
	The mulxuu instruction writes a non-zero value into rD if the multiplication of unsigned numbers will generate a carry (unsigned overflow). If a 0/1 result is desired, follow the mulxuu with the cmpne instruction.
	Overflow Detection (signed operands):
	After the multiply operation, overflow can be detected using the following instruction sequence:
	mul rC, rA, rB ; The original mul operation
	cmplt rD, rC, r0
	mulxss rE, rA, rB
	add rD, rD, rE ; rD is non-zero if overflow
	cmpne rD, rD, r0 ; rD is 1 if overflow, 0 if not
	The $cmplt-mulxss-add$ instruction sequence writes a non-zero value into rD if the product in rC cannot be represented in 32 bits (signed overflow). If a 0/1 result is desired, follow the instruction sequence with the $cmpne$ instruction.
Exceptions:	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC
31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			А					В					С					0x	27					0					0x	За		

multiply immediate

Operation:	$rB \leftarrow (rA \times \alpha(IMM16))_{310}$
Assembler Syntax:	muli rB, rA, IMM16
Example:	muli r6, r7, -100
Description:	Sign-extends the 16-bit immediate value IMM16 to 32 bits and multiplies it by the value of rA. Stores the 32 low-order bits of the product to rB. The result is independent of whether rA is treated as a signed or unsigned number.
	Nios II processors that do not implement the muli instruction cause an unimplemented-instruction exception.
	Carry Detection and Overflow Detection:
	For a discussion of carry and overflow detection, refer to the ${\tt mul}$ instruction.
Exceptions:	Unimplemented instruction
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			А					В										IMN	И16										0x	24		

muli

mulxss

Operation:	$rC \leftarrow ((signed) rA) \times ((signed) rB))_{6332}$
Assembler Syntax:	mulxss rC, rA, rB
Example:	mulxss r6, r7, r8
Description:	Treating rA and rB as signed integers, multss multiplies rA times rB, and stores the 32 high-order bits of the product to rC.
	Nios II processors that do not implement the $mulxss$ instruction cause an unimplemented-instruction exception.
Usage:	Use mulxss and mul to compute the full 64-bit product of two 32-bit signed integers. Furthermore, mulxss can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, (S1 : U1) and (S2 : U2), their 128-bit product is $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 34) + ((S1 \times S2) << 64)$. The mulxss and mul instructions are used to calculate the 64-bit product S1 \times S2.
Exceptions:	Unimplemented instruction
Instruction Type:	R
	A = Register index of operand rA
Instruction Fields:	B = Register index of operand rB
	C = Register index of operand rC

31 30 29 28 2	7 26 25	524	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
А		В					С					0x	1f					0					0x	3a		

8-71

multiply extended signed/unsigned

Operation:	$rC \leftarrow ((signed) rA) \times ((unsigned) rB))_{6332}$
Assembler Syntax:	mulxsu rC, rA, rB
Example:	mulxsu r6, r7, r8
Description:	Treating rA as a signed integer and rB as an unsigned integer, mulxsu multiplies rA times rB, and stores the 32 high-order bits of the product to rC.
	Nios II processors that do not implement the mulxsu instruction cause an unimplemented-instruction exception.
Usage:	mulxsu can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit integers, each contained in a pair of 32-bit registers, $(S1 : U1)$ and $(S2 : U2)$, their 128-bit product is: $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 32) + ((S1 \times S2) << 64)$. The mulxsu and mul instructions are used to calculate the two 64-bit products $S1 \times U2$ and $U1 \times S2$.
Exceptions:	Unimplemented instruction
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

;	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	А				В				С					0x17					0				0x3a									

mulxsu

Operation:	$rC \leftarrow ((unsigned) rA) \times ((unsigned) rB))_{6332}$
Assembler Syntax:	mulxuu rC, rA, rB
Example:	mulxuu r6, r7, r8
Description:	Treating rA and rB as unsigned integers, mulxuu multiplies rA times rB and stores the 32 high-order bits of the product to rC.
	Nios II processors that do not implement the mulxuu instruction cause an unimplemented-instruction exception.
Usage:	Use mulxuu and mul to compute the 64-bit product of two 32-bit unsigned integers. Furthermore, mulxuu can be used as part of the calculation of a 128-bit product of two 64-bit signed integers. Given two 64-bit signed integers, each contained in a pair of 32-bit registers, (S1 : U1) and (S2 : U2), their 128-bit product is $(U1 \times U2) + ((S1 \times U2) << 32) + ((U1 \times S2) << 32) + ((S1 \times S2) << 64)$. The mulxuu and mul instructions are used to calculate the 64-bit product U1 \times U2.
	mulxuu also can be used as part of the calculation of a 128-bit product of two 64-bit unsigned integers. Given two 64-bit unsigned integers, each contained in a pair of 32-bit registers, (T1 : U1) and (T2 : U2), their 128-bit product is $(U1 \times U2) + ((U1 \times T2) << 32) + ((T1 \times U2) << 32) + ((T1 \times T2) << 64)$. The mulxuu and mul instructions are used to calculate the four 64-bit products U1 \times U2, U1 \times T2, T1 \times U2, and T1 \times T2.
Exceptions:	Unimplemented instruction
Instruction Type:	R
	A = Register index of operand rA
Instruction Fields:	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	07					0					0x	3a		

mulxuu

multiply extended unsigned/unsigned

nextpc

get address of following instruction

Operation:	$rC \leftarrow PC + 4$
Assembler Syntax:	nextpc rC
Example:	nextpc r6
Description:	Stores the address of the next instruction to register rC.
Usage:	A relocatable code fragment can use $nextpc$ to calculate the address of its data segment. nextpc is the only way to access the PC directly.
Exceptions:	None
Exceptions: Instruction Type: Instruction Fields:	None R C = Register index of operand rC

31	30 2	29 2	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0					С					0x	1c					0					0x	3a		

no operation

Operation:	None
Assembler Syntax:	nop
Example:	nop
Description:	nop does nothing .
Pseudo-instruction:	nop is implemented as add r0, r0, r0.

bitwise logical nor

Operation:	$rC \leftarrow \sim (rA \mid rB)$
Assembler Syntax:	nor rC, rA, rB
Example:	nor r6, r7, r8
Description:	Calculates the bitwise logical NOR of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	 A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
A	В	С	0x06	0	0x3a

8–76

or

bitwise logical or

Operation:	$rC \leftarrow rA \mid rB$
Assembler Syntax:	or rC, rA, rB
Example:	or r6, r7, r8
Description:	Calculates the bitwise logical OR of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	 A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC
31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B C 0x16 0 0x3a

0x34

Operation:	rB ← rA (IMM16 : 0x0000)
Assembler Syntax:	orhi rB, rA, IMM16
Example:	orhi r6, r7, 100
Description:	Calculates the bitwise logical OR of rA and (IMM16 : $0x0000$) and stores the result in rB.
Exceptions:	None
Instruction Type:	Ι
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

IMM16

bitwise logical or immediate into high halfword

orhi

А

В

bitwise logical or immediate

Operation:	$rB \leftarrow rA \mid (0x0000 : IMM16)$
Assembler Syntax:	ori rB, rA, IMM16
Example:	ori r6, r7, 100
Description:	Calculates the bitwise logical OR of rA and $(0x0000 : IMM16)$ and stores the result in rB.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit unsigned immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x14

read from control register

Operation:	$rC \leftarrow ctIN$
Assembler Syntax:	rdctl rC, ctlN
Example:	rdctl r3, ctl31
Description:	Reads the value contained in control register ctIN and writes it to register rC.
Exceptions:	Supervisor-only instruction
Instruction Type:	R
Instruction Fields:	C = Register index of operand rC
	N = Control register index of operand ctlN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0					С					0x	26					Ν					0x	3a		

rdctl

return from subroutine

Operation:	PC ← ra
Assembler Syntax:	ret
Example:	ret
Description:	Transfers execution to the address in ra .
Usage:	Any subroutine called by call or callr must use ret to return.
Exceptions:	Misaligned destination address
Instruction Type: Instruction Fields:	R None
	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x1f	0 0 0x05 0 0x3a

rotate left

rol

Operation:	$rC \leftarrow rA$ rotated left rB_{40} bit positions
Assembler Syntax:	rol rC, rA, rB
Example:	rol r6, r7, r8
Description:	Rotates rA left by the number of bits specified in $rB_{4.0}$ and stores the result in rC. The bits that shift out of the register rotate into the least-significant bit positions. Bits 31–5 of rB are ignored.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	03					0					0x	3a		

roli

rotate left immediate

Operation:	$rC \leftarrow rA$ rotated left IMM5 bit positions
Assembler Syntax:	roli rC, rA, IMM5
Example:	roli r6, r7, 3
Description:	Rotates rA left by the number of bits specified in IMM5 and stores the result in rC. The bits that shift out of the register rotate into the least-significant bit positions.
Usage:	In addition to the rotate-left operation, $rolican$ be used to implement a rotate-right operation. Rotating left by (32 – IMM5) bits is the equivalent of rotating right by IMM5 bits.
Exceptions:	None
Exceptions: Instruction Type:	None
Instruction Type:	R
Instruction Type:	R A = Register index of operand rA
Instruction Type:	R A = Register index of operand rA C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					С					0x	02					MM	5				0x	:3a		

rotate right

ror

Operation:	$rC \leftarrow rA$ rotated right rB_{40} bit positions
Assembler Syntax:	ror rC, rA, rB
Example:	ror r6, r7, r8
Description:	Rotates rA right by the number of bits specified in $rB_{4.0}$ and stores the result in rC. The bits that shift out of the register rotate into the most-significant bit positions. Bits 31– 5 of rB are ignored.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
A	В	С	0x0b	0	0x3a

sll

shift left logical

Operation:	$rC \leftarrow rA << (rB_{40})$
Assembler Syntax:	sll rC, rA, rB
Example:	sll r6, r7, r8
Description:	Shifts rA left by the number of bits specified in $rB_{4.0}$ (inserting zeroes), and then stores the result in rC. sll performs the << operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	C = Register index of operand rC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	13					0					0x	3a		

shift left logical immediate

Operation:	rC ← rA << IMM5
Assembler Syntax:	slli rC, rA, IMM5
Example:	slli r6, r7, 3
Description:	Shifts rA left by the number of bits specified in IMM5 (inserting zeroes), and then stores the result in rC.
Usage:	slli performs the << operation of the C programming language.
Exceptions:	None
Exceptions: Instruction Type:	None
Instruction Type:	R
Instruction Type:	R A = Register index of operand rA
Instruction Type:	R A = Register index of operand rA C = Register index of operand rC

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
А	0	С	0x12	IMM5	0x3a

slli

sra

shift right arithmetic

Operation:	$rC \leftarrow (signed) rA >> ((unsigned) rB_{40})$
Assembler Syntax:	sra rC, rA, rB
Example:	sra r6, r7, r8
Description:	Shifts rA right by the number of bits specified in rB_{40} (duplicating the sign bit), and then stores the result in rC. Bits 31–5 are ignored.
Usage:	sra performs the signed >> operation of the C programming language.
Exceptions:	None
Instruction Type:	R
	R A = Register index of operand rA
Instruction Type:	
Instruction Type:	A = Register index of operand rA
Instruction Type:	A = Register index of operand rA B = Register index of operand rB

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В					С					0x	3b					0					0x	:3a		

shift right arithmetic immediate

Operation:	$rC \leftarrow (signed) rA >> ((unsigned) IMM5)$
Assembler Syntax:	srai rC, rA, IMM5
Example:	srai r6, r7, 3
Description:	Shifts rA right by the number of bits specified in IMM5 (duplicating the sign bit), and then stores the result in rC.
Usage:	srai performs the signed >> operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	C = Register index of operand rC
	IMM5 = 5-bit unsigned immediate value

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					С					0x	3a					MM	5				0x	:3a		

srai

srl

shift right logical

Operation:	$rC \leftarrow (unsigned) rA >> ((unsigned) rB_{4.0})$
Assembler Syntax:	srl rC, rA, rB
Example:	srl r6, r7, r8
Description:	Shifts rA right by the number of bits specified in rB_{40} (inserting zeroes), and then stores the result in rC. Bits 31–5 are ignored.
Usage:	${\tt srl}$ performs the unsigned >> operation of the C programming language.
Exceptions:	None
Instruction Type:	R
Instruction Type: Instruction Fields:	R A = Register index of operand rA
	A = Register index of operand rA
	A = Register index of operand rA B = Register index of operand rB

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			А					В					С					0x	1b					0					0x	:3a		

shift right logical immediate

Operation:	$rC \leftarrow (unsigned) rA >> ((unsigned) IMM5)$
Assembler Syntax:	srli rC, rA, IMM5
Example:	srli r6, r7, 3
Description:	Shifts rA right by the number of bits specified in IMM5 (inserting zeroes), and then stores the result in rC.
Usage:	${\tt srli}$ performs the unsigned >> operation of the C programming language.
Exceptions:	None
Instruction Type: Instruction Fields:	R A = Register index of operand rA C = Register index of operand rC IMM5 = 5-bit unsigned immediate value

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17	16 15 14 13 12 11	10 9 8 7 6	5 4 3 2 1 0
A	0	С	0x1a	IMM5	0x3a

srli

stb / stbio

store byte to memory or I/O peripheral

Operation:	$Mem8[rA + \sigma (IMM16)] \leftarrow rB_{70}$
Assembler Syntax:	stb rB, byte_offset(rA) stbio rB, byte_offset(rA)
Example:	stb r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores the low byte of rB to the memory byte specified by the effective address.
Usage:	In processors with a data cache, this instruction may not generate an Avalon-MM bus cycle to non-cache data memory immediately. Use the stbio instruction for peripheral I/O. In processors with a data cache, stbio bypasses the cache and is guaranteed to generate an Avalon-MM data transfer. In processors without a data cache, stbio acts like stb.
Exceptions:	Supervisor-only data address Misaligned data address
	TLB permission violation (write)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	Ι
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x05
	Instruction format for stb

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
A	В	IMM16	0x25

Instruction format for stbio

sth / sthio

store halfword to memory or I/O peripheral

-	erat sem	nbler		ntax				lem ⁻ th	-				off																				
			•,		-		S	thi	0	rВ,	b	yt	e_o	ffs	se	t(r	A))															
Ex	amp	le:					S	th	r6	, 1	00	(r	5)																				
De	scri	iptio	n:				1) ef	5-bit fect	imi ive t	med byte	iate add	va res	lue. ss. T	Stor ne e	es ffe	Idres the ective ation	lov e bj	w ha yte	alfw add	orc res	d of ss m	B to	o the	e me	emo	ory	loc	atio	n sp	pecit	fied	by t	he
Us	age	:					in s	ime thi	diat o b	ely. ypa:	Use sses	th s th	e sth Ie ca	io ir che	nst ar	e, th truct nd is he, s	ion gu	n for Iarai	[.] pei ntee	ripl ed t	hera to ge	I/O nera	. In ate a	pro	ces	SOI	rs v	vith	a da	ita c	ach	e,	fer
Ex	cep	tion	s:				S	uper	viso	or-oi	nly c	lat	a ado	Ires	s																		
							M	isal	gne	d da	ata a	ıdd	ress																				
							T	_В р	erm	issi	on v	viol	atior	(w	rit	e)																	
											s (da																						
											niss	•																					
							M	PU	regi	on v	viola	tio	n (da	ita)																			
Ins	stru	ctio	ı Ty	pe:			Ι																										
Ins	strui	ctio	ı Fi	ehle			А	= R	egis	ter i	nde	хс	of op	eran	d	rA																	
	Juna		•••	//u3	-				-				f op																				
							IN	/M1	6 =	16-	bit s	igi	ned i	nm	ed	liate	val	ue															
31	30	29	28	27	26	25	24	23	22	21	20	19) 18	17		16 1	5	14	13	12	2 11	10	9	8		7	6	5	4	3	2	1	0
		А					В											IMN	/116											0>	(Od		
													Instr	ucti	on	forr	nat	t for	st	h													
31	30	29	28	27	26	25	24	23	22	21	20	19) 18	17		16 1	5	14	13	12	2 11	10	9	8		7	6	5	4	3	2	1	0
		А					В											IMN	/116											0>	۲2d		

stw / stwio

store word to memory or I/O peripheral

Operation:	$Mem32[rA + \sigma (IMM16)] \leftarrow rB$
Assembler Syntax:	stw rB, byte_offset(rA)
	stwio rB, byte_offset(rA)
Example:	stw r6, 100(r5)
Description:	Computes the effective byte address specified by the sum of rA and the instruction's signed 16-bit immediate value. Stores rB to the memory location specified by the effective byte address. The effective byte address must be word aligned. If the byte address is not a multiple of 4, the operation is undefined.
Usage:	In processors with a data cache, this instruction may not generate an Avalon-MM data transfer immediately. Use the stwio instruction for peripheral I/O. In processors with a data cache, stwio bypasses the cache and is guaranteed to generate an Avalon-MM bus cycle. In processors without a data cache, stwio acts like stw.
Exceptions:	Supervisor-only data address
	Misaligned data address
	TLB permission violation (write)
	Fast TLB miss (data)
	Double TLB miss (data)
	MPU region violation (data)
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB
	IMM16 = 16-bit signed immediate value
	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
A	B IMM16 0x15
	Instruction format for stw

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					В										IMN	И16										0x	35		
																	-														

Instruction format for stwio

subtract

Operation:	rC ← rA – rB
Assembler Syntax:	sub rC, rA, rB
-	
Example:	sub r6, r7, r8
Description:	Subtract rB from rA and store the result in rC.
Usage:	Carry Detection (unsigned operands):
	The carry bit indicates an unsigned overflow. Before or after a sub operation, a carry out of the MSB can be detected by checking whether the first operand is less than the second operand. The carry bit can be written to a register, or a conditional branch can be taken based on the carry condition. Both cases are shown below.
	sub rC, rA, rB ; The original sub operation (optional)
	cmpltu rD, rA, rB ; rD is written with the carry bit
	sub rC, rA, rB ; The original sub operation (optional)
	bltu rA, rB, label ; Branch if carry was generated
	Overflow Detection (signed operands):
	Detect overflow of signed subtraction by comparing the sign of the difference that is written to rC with the signs of the operands. If rA and rB have different signs, and the sign of rC is different than the sign of rA, an overflow occurred. The overflow condition can control a conditional branch, as shown below.
	sub rC, rA, rB ; The original sub operation
	xor rD, rA, rB ; Compare signs of rA and rB
	xor rE, rA, rC ; Compare signs of rA and rC
	and rD, rD, rE ; Combine comparisons
	blt rD, r0, label ; Branch if overflow occurred
Exceptions:	None
Instruction Type:	R
Instruction Fields:	A = Register index of operand rA
	B = Register index of operand rB C = Register index of operand rC
	0 – negister nittek til operatiti to
	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 P 0
A	B C 0x39 0 0x3a

sub

subi

subtract immediate

Operation:	$rB \leftarrow rA - \sigma (IMMED)$
Assembler Syntax:	subi rB, rA, IMMED
Example:	subi r8, r8, 4
Description:	Sign-extends the immediate value IMMED to 32 bits, subtracts it from the value of rA and then stores the result in rB.
Usage:	The maximum allowed value of IMMED is 32768. The minimum allowed value is –32767.
Pseudo-instruction:	subi is implemented as addi rB, rA, -IMMED

memory synchronization

Operation:	None
Assembler Syntax:	sync
Example:	sync
Description:	Forces all pending memory accesses to complete before allowing execution of subsequent instructions. In processor cores that support in-order memory accesses only, this instruction performs no operation.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	None

31	3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			0					0					0					0x	36					0					0x	3a		

sync

trap

8–97

Operation:	estatus \leftarrow status PIE $\leftarrow 0$ U $\leftarrow 0$ ea \leftarrow PC + 4 PC \leftarrow exception handler address
Assembler Syntax:	trap trap imm5
Example:	trap
Description:	Saves the address of the next instruction in register ea, saves the contents of the status register in estatus, disables interrupts, and transfers execution to the exception handler. The address of the exception handler is specified at system generation time. The 5-bit immediate field imm5 is ignored by the processor, but it can be used by the debugger. trap with no argument is the same as trap 0.
Usage:	To return from the exception handler, execute an eret instruction.
Exceptions:	Тгар
Instruction Type:	R
Instruction Fields:	IMM5 = Type of breakpoint

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0					0				()x1c	t				0x	2d				I	MM	5				0x	3a		

write to control register

Operation:	ctlN ← rA
Assembler Syntax:	wrctl ctlN, rA
Example:	wrctl ctl6, r3
Description:	Writes the value contained in register rA to the control register ctlN.
Exceptions:	Supervisor-only instruction
Instruction Type: Instruction Fields:	R A = Register index of operand rA N = Control register index of operand ctIN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		А					0					0					0x	:2e					Ν					0x	:3a		

wrctl

xor

bitwise logical exclusive or

Operation:	$rC \leftarrow rA \wedge rB$
Assembler Syntax:	xor rC, rA, rB
Example:	xor r6, r7, r8
Description:	Calculates the bitwise logical exclusive XOR of rA and rB and stores the result in rC.
Exceptions:	None
Instruction Type:	R
Instruction Fields:	 A = Register index of operand rA B = Register index of operand rB C = Register index of operand rC
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	23	20	 20	20		20	 	20		10	.,	10	 		 ••	 •	v	•	•	•	-	•	-	•	•
		А				В				С				0x	1e			0					0x	3a		

: 0x0000) and stores the result
: 0x0000) and stores the result
: 0x0000) and stores the result

	00	23	20	 20	20	24	20	 ~ .	20	15	10	.,	 			 •••	 •	•	•	•	•	-	•	-	•	•
		А				В								IMN	/116								0x	3c		

xorhi

bitwise logical exclusive or immediate into high halfword

bitwise logical exclusive or immediate

Operation:	rB ← rA ^ (0x0000 : IMM16)
Assembler Syntax:	xori rB, rA, IMM16
Example:	xori r6, r7, 100
Description:	Calculates the bitwise logical exclusive OR of rA and (0x0000 : IMM16) and stores the result in rB.
Exceptions:	None
Instruction Type:	I
Instruction Fields:	A = Register index of operand rA B = Register index of operand rB IMM16 = 16-bit unsigned immediate value
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

_	51 3	50	29	20	21	20	ZJ	24	23	22	21	20	19	10	17	10	15	14	13	12	 10	9	0	'	U	J	4	3	2	U
			А					В										IMN										0x	1c	

Referenced Documents

This chapter references the following documents:

- Programming Model chapter of the Nios II Processor Reference Handbook
- Application Binary Interface chapter of the Nios II Processor Reference Handbook
- Cache and Tightly Coupled Memory chapter of the Nios II Software Developer's *Handbook*

Document Revision History

Table 8–6 shows the revision history for this document.

Table 8-6. Document Revision History (Part 1 of 2)

Date & Document Version	Changes Made	Summary of Changes
March 2009	Backward-compatible change to the $eret$ instruction B field encoding.	—
v9.0.0		
November 2008	Maintenance release.	—
v8.1.0		
May 2008	Added an Exceptions section to all instructions.	Added MMU.
v8.0.0		
October 2007	Added jmpi instruction.	_
v7.2.0		
May 2007	Added table of contents to Introduction section.	_
v7.1.0	 Added Referenced Documents section. 	
March 2007	Maintenance release.	—
v7.0.0		
November 2006	Maintenance release.	_
v6.1.0		
May 2006	Maintenance release.	_
v6.0.0		
October 2005	Correction to the blt instruction.	_
v5.1.0	 Added U bit operation for break and trap instructions. 	
July 2005	 Added new flushda instruction. 	_
v5.0.1	 Updated flushd instruction. 	
	 Instruction Opcode table updated with flushda instruction. 	
May 2005	Maintenance release.	_
v5.0.0		
December 2004	break instruction update.	—
v1.2	 srli instruction correction. 	

Table 8–6. Document Revision History (Part 2 of 2)

Date & Document Version	Changes Made	Summary of Changes
September 2004	Updates for Nios II 1.01 release.	—
v1.1		
May 2004	Initial release.	—
v1.0		